BinaryHackerLab / SiemensEDALicensePatcherLinks
Siemens/Mentor EDA software license generate and patch tool
☆45Updated 2 years ago
Alternatives and similar repositories for SiemensEDALicensePatcher
Users that are interested in SiemensEDALicensePatcher are comparing it to the libraries listed below
Sorting:
- Patch cadence products☆56Updated last year
- 几楼科技 Cadence Allegro开源项目☆120Updated 5 years ago
- A module for TBT3☆41Updated last year
- ☆23Updated 8 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Updated 5 years ago
- 用于xilinx平台的简易自制下载器。☆98Updated 5 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆89Updated 2 years ago
- Manufacture document generate tool for kicad.☆246Updated 3 years ago
- An open source FPGA design for DSLogic☆168Updated 11 years ago
- EBAZ4205 BOARD☆212Updated 3 years ago
- xilxin download tools☆56Updated 6 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- Convert Altium Designer and PCAD library to KiCad☆125Updated 3 years ago
- Synopsys License patcher☆38Updated last year
- Kerman 同学的 KiCad 教程大作,集成电路测试 LoadBoard 设计指南☆35Updated last year
- MentorGraphics KeyGen & Patch Tool☆15Updated 3 years ago
- ☆100Updated 3 months ago
- ☆90Updated 2 months ago
- draw interface wave by python☆19Updated 11 months ago
- Qspice technique, symbols and examples☆85Updated last week
- ch347 480Mbps high-speed USB to Jtag/I2C/SPI/Uart/GPIO etc.☆179Updated last month
- Affordable 2 GHz 3.2 GS/s 12 bit open-source open-hardware expandable USB oscilloscope☆368Updated 3 weeks ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- Scopy MVP Schematics/Hardware Design Files☆64Updated 5 years ago
- convert c51 program to sdcc☆52Updated 4 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆126Updated 4 years ago
- USB to dual UART / SPI / I2C / JTAG / FIFO / Bit-Bang...☆140Updated 3 years ago
- Open source implementation of a Verilog formatter☆22Updated 5 years ago
- Cadence Allegro Skills.☆51Updated 6 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆263Updated last month