BinaryHackerLab / SiemensEDALicensePatcher
Siemens/Mentor EDA software license generate and patch tool
☆34Updated last year
Alternatives and similar repositories for SiemensEDALicensePatcher:
Users that are interested in SiemensEDALicensePatcher are comparing it to the libraries listed below
- Patch cadence products☆36Updated last year
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆67Updated 4 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆74Updated last year
- A module for TBT3☆31Updated last year
- 用于xilinx平台的简易自制下载器。☆93Updated 4 years ago
- Synopsys License patcher☆30Updated 4 months ago
- MentorGraphics KeyGen & Patch Tool☆13Updated 2 years ago
- An open source FPGA design for DSLogic☆143Updated 10 years ago
- ☆81Updated 6 months ago
- Scopy MVP Schematics/Hardware Design Files☆55Updated 4 years ago
- ☆35Updated 4 years ago
- 几楼科技 Cadence Allegro开源项目☆105Updated 5 years ago
- xilxin download tools☆51Updated 5 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆90Updated 3 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆95Updated 3 years ago
- EBAZ4205 BOARD☆190Updated 2 years ago
- draw interface wave by python☆15Updated 2 weeks ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆61Updated 2 years ago
- ☆66Updated last month
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆230Updated 8 months ago
- ch347 480Mbps high-speed USB to Jtag/I2C/SPI/Uart/GPIO etc.☆130Updated 5 months ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated last year
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆123Updated last year
- current focus on Colorlight i5 and i9 & i9plus module☆278Updated 3 months ago
- ☆20Updated 7 years ago
- Open source implementation of a Verilog formatter☆21Updated 4 years ago
- Single-chip solution for Hi-speed USB2.0(480Mbps) JTAG/SPI Debugger based on RISC-V MCU CH32V30x/CH32V20x☆101Updated last year
- simple DSO over Wi-Fi☆106Updated 8 years ago
- Cadence Allegro Skills.☆46Updated 5 years ago
- 8051 core☆102Updated 10 years ago