BinaryHackerLab / SiemensEDALicensePatcher
Siemens/Mentor EDA software license generate and patch tool
☆29Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SiemensEDALicensePatcher
- Patch cadence products☆32Updated 10 months ago
- 几楼科技 Cadence Allegro开源项目☆105Updated 4 years ago
- Synopsys License patcher☆27Updated 2 months ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆65Updated 3 years ago
- Scopy MVP Schematics/Hardware Design Files☆55Updated 3 years ago
- Open source implementation of a Verilog formatter☆21Updated 4 years ago
- An open source FPGA design for DSLogic☆142Updated 10 years ago
- xilxin download tools☆51Updated 5 years ago
- 用于xilinx平台的简易自制下载器。☆90Updated 4 years ago
- ☆35Updated 4 years ago
- Cadence Allegro Skills.☆44Updated 5 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- ☆19Updated 7 years ago
- A module for TBT3☆30Updated 10 months ago
- MinnowBoard.org Official Hardware Design Files☆89Updated 2 years ago
- ☆55Updated last month
- Convert Altium Designer and PCAD library to KiCad☆120Updated last year
- EBAZ4205 BOARD☆181Updated 2 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆71Updated last year
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- Digital timing diagram rendering engine☆59Updated 6 years ago
- fpga jtag hardware☆21Updated last year
- 8051 core☆98Updated 10 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated 10 months ago
- A collection of license features from a varity of EDA vendors☆46Updated last year
- ☆25Updated 3 years ago
- simple DSO over Wi-Fi☆105Updated 8 years ago
- Low cost L-C-R Meter☆76Updated 2 years ago
- ☆81Updated 3 months ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆223Updated 6 months ago