BinaryHackerLab / SiemensEDALicensePatcher
Siemens/Mentor EDA software license generate and patch tool
☆28Updated last year
Related projects ⓘ
Alternatives and complementary repositories for SiemensEDALicensePatcher
- Patch cadence products☆29Updated 9 months ago
- Synopsys License patcher☆27Updated 2 months ago
- 几楼科技 Cadence Allegro开源项目☆104Updated 4 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆65Updated 3 years ago
- A module for TBT3☆30Updated 10 months ago
- ☆34Updated 4 years ago
- ☆19Updated 7 years ago
- Open source implementation of a Verilog formatter☆21Updated 4 years ago
- 用于xilinx平台的简易自制下载器。☆89Updated 4 years ago
- ☆52Updated last month
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆116Updated last year
- 8051 core☆98Updated 10 years ago
- ☆81Updated 3 months ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆70Updated 11 months ago
- Digital timing diagram rendering engine☆59Updated 6 years ago
- Scopy MVP Schematics/Hardware Design Files☆55Updated 3 years ago
- An open source FPGA design for DSLogic☆140Updated 10 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- ch347 480Mbps high-speed USB to Jtag/I2C/SPI/Uart/GPIO etc.☆111Updated 3 months ago
- xilxin download tools☆51Updated 5 years ago
- EBAZ4205 BOARD☆181Updated 2 years ago
- HFSS GUI based on IronPython and .NET☆15Updated 4 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆46Updated last year
- simple DSO over Wi-Fi☆105Updated 8 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated 10 months ago
- Cadence Allegro Skills.☆44Updated 5 years ago
- Single-chip solution for Hi-speed USB2.0(480Mbps) JTAG/SPI Debugger based on RISC-V MCU CH32V30x/CH32V20x☆95Updated last year
- This is xc7z020clg400 FPGA hardware core board design☆26Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆164Updated 5 years ago