xiaochuang-lxc / wavedraw
draw interface wave by python
☆18Updated 2 months ago
Alternatives and similar repositories for wavedraw:
Users that are interested in wavedraw are comparing it to the libraries listed below
- ☆63Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆196Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆103Updated 2 years ago
- Cortex M0 based SoC☆71Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆167Updated 6 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- commit rtl and build cosim env☆35Updated last year
- UVM AHB VIP☆81Updated 4 months ago
- ☆67Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆99Updated 3 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆68Updated 5 years ago
- OpenXuantie - OpenE902 Core☆142Updated 9 months ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆31Updated 4 years ago
- DDR2 memory controller written in Verilog☆74Updated 13 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 3 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆139Updated 6 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆93Updated last year
- amba3 apb/axi vip☆47Updated 10 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆175Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- soc integration script and integration smoke script☆22Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- Vivado诸多IP，包括图像处理等☆200Updated 8 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ☆36Updated 9 years ago