xiaochuang-lxc / wavedrawLinks
draw interface wave by python
☆18Updated 8 months ago
Alternatives and similar repositories for wavedraw
Users that are interested in wavedraw are comparing it to the libraries listed below
Sorting:
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆252Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆190Updated 2 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- This is for uvm_tb_gen☆41Updated 7 months ago
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆311Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆222Updated 2 years ago
- Vivado诸多IP,包括图像处理等☆229Updated last year
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆109Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- OpenXuantie - OpenE902 Core☆156Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆110Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆51Updated 2 weeks ago
- ☆37Updated 10 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆71Updated last year
- ☆69Updated 2 weeks ago
- ☆78Updated 3 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆25Updated 4 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆30Updated last year
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆65Updated 2 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆208Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆139Updated 2 years ago
- ☆144Updated 4 years ago