xiaochuang-lxc / wavedrawLinks
draw interface wave by python
☆19Updated 10 months ago
Alternatives and similar repositories for wavedraw
Users that are interested in wavedraw are comparing it to the libraries listed below
Sorting:
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- This is for uvm_tb_gen☆47Updated 9 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆72Updated 6 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Updated 12 years ago
- Vivado诸多IP,包括图像处理等☆232Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 8 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆225Updated 2 years ago
- ☆38Updated 10 years ago
- ☆74Updated 4 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆113Updated last year
- ☆79Updated 3 years ago
- ☆23Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated 3 weeks ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆273Updated 2 years ago
- A collection of license features from a varity of EDA vendors☆79Updated 3 months ago
- Cortex M0 based SoC☆75Updated 4 years ago
- I2C Master and Slave☆37Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- RTL Verilog library for various DSP modules☆92Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 9 years ago
- This is the repository for the IEEE version of the book☆75Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆195Updated 2 years ago
- practice configure AHB-Lite bus protocol☆14Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆88Updated last year