xiaochuang-lxc / wavedrawLinks
draw interface wave by python
☆19Updated last year
Alternatives and similar repositories for wavedraw
Users that are interested in wavedraw are comparing it to the libraries listed below
Sorting:
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆91Updated last year
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆73Updated 6 years ago
- ☆38Updated 10 years ago
- ☆75Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated 3 weeks ago
- A collection of license features from a varity of EDA vendors☆84Updated 5 months ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆84Updated 4 years ago
- ☆74Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- I2C Master and Slave☆38Updated 10 years ago
- ☆34Updated 6 years ago
- ☆80Updated 3 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆293Updated 2 years ago
- This is the repository for the IEEE version of the book☆78Updated 5 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Updated 2 years ago
- Synopsys License patcher☆37Updated last year
- ☆25Updated 2 years ago
- practice configure AHB-Lite bus protocol☆19Updated 6 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago