swetland / os-workshop
Some materials and sample source for RV32 OS projects.
☆21Updated 2 years ago
Related projects: ⓘ
- Experiments with Yosys cxxrtl backend☆46Updated 8 months ago
- ☆14Updated 2 years ago
- S3GA: a simple scalable serial FPGA☆10Updated last year
- Smol 2-stage RISC-V processor in nMigen☆23Updated 3 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆53Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆53Updated 3 months ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 2 years ago
- ☆15Updated last year
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 4 years ago
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- Using VexRiscv without installing Scala☆34Updated 2 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 3 years ago
- simple sdram controller☆17Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆46Updated 2 weeks ago
- ☆42Updated 5 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Cross compile FPGA tools☆22Updated 3 years ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- 妖刀夢渡☆55Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆16Updated 6 months ago