swetland / os-workshop
Some materials and sample source for RV32 OS projects.
☆21Updated 2 years ago
Alternatives and similar repositories for os-workshop:
Users that are interested in os-workshop are comparing it to the libraries listed below
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- Experiments with Yosys cxxrtl backend☆47Updated last month
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ☆15Updated 2 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆65Updated 8 months ago
- PicoRV☆44Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- ☆43Updated 10 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- ☆63Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Side channel communication test within an FPGA☆11Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week