swetland / os-workshopLinks
Some materials and sample source for RV32 OS projects.
☆22Updated 3 years ago
Alternatives and similar repositories for os-workshop
Users that are interested in os-workshop are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆61Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- ☆44Updated 6 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆45Updated 3 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- ☆64Updated 5 years ago
- ☆16Updated 3 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆55Updated 4 months ago
- Virtual Development Board☆61Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆100Updated 2 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- Simplified environment for litex☆14Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- 妖刀夢渡☆60Updated 6 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago