swetland / os-workshopLinks
Some materials and sample source for RV32 OS projects.
☆21Updated 3 years ago
Alternatives and similar repositories for os-workshop
Users that are interested in os-workshop are comparing it to the libraries listed below
Sorting:
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- PicoRV☆43Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Exploring gate level simulation☆58Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- ☆44Updated 8 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- Tiny tips for Colorlight i5 FPGA board☆58Updated 4 years ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆62Updated 6 months ago
- ☆16Updated 3 years ago
- Virtual Development Board☆63Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 7 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- 妖刀夢渡☆63Updated 6 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆57Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago