swetland / os-workshop
Some materials and sample source for RV32 OS projects.
☆22Updated 2 years ago
Alternatives and similar repositories for os-workshop:
Users that are interested in os-workshop are comparing it to the libraries listed below
- Experiments with Yosys cxxrtl backend☆48Updated 3 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆41Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 9 months ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- An FPGA reverse engineering and documentation project☆43Updated last week
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 7 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Beginner-friendly Verilog based examples for the ULX3S FPGA board.☆11Updated 2 years ago
- Small footprint and configurable SPI core☆41Updated 3 months ago
- ice40 USB Analyzer☆58Updated 4 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆61Updated last month
- ☆15Updated 3 years ago
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 3 years ago