hVHDL / hVHDL_floating_point
high level VHDL floating point library for synthesis in fpga
☆15Updated this week
Alternatives and similar repositories for hVHDL_floating_point:
Users that are interested in hVHDL_floating_point are comparing it to the libraries listed below
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week
- Library of reusable VHDL components☆27Updated 11 months ago
- Open FPGA Modules☆23Updated 4 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated this week
- WISHBONE Interconnect☆11Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆20Updated 2 weeks ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Repository containing the DSP gateware cores☆12Updated 5 months ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Extensible FPGA control platform☆57Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- ☆20Updated 4 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- ☆32Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 7 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 3 months ago
- VHDL dependency analyzer☆23Updated 4 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated 11 months ago
- SystemVerilog Logger☆17Updated 2 years ago
- VHDL library for synthesizable minimal gigabit ethernet with RGMII interface, minimal ethernet, ip and udp header parsers.☆14Updated 3 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- A compact, configurable RISC-V core☆11Updated last month
- VHDL String Formatting Library☆24Updated 10 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated last month