hVHDL / hVHDL_floating_point
high level VHDL floating point library for synthesis in fpga
☆15Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for hVHDL_floating_point
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆23Updated last week
- Library of reusable VHDL components☆25Updated 8 months ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆16Updated 7 months ago
- submission repository for efabless mpw6 shuttle☆30Updated 10 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆47Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- Bitstream relocation and manipulation tool.☆40Updated last year
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago
- A compact, configurable RISC-V core☆11Updated last week
- Open FPGA Modules☆23Updated last month
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated last month
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆15Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆22Updated 4 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 4 months ago
- ☆32Updated last year
- ☆21Updated 2 months ago
- VHDL plugin for RgGen☆11Updated this week
- SystemVerilog Logger☆16Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- A padring generator for ASICs☆22Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year