hVHDL / hVHDL_floating_point
high level VHDL floating point library for synthesis in fpga
☆16Updated last month
Alternatives and similar repositories for hVHDL_floating_point:
Users that are interested in hVHDL_floating_point are comparing it to the libraries listed below
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated 3 weeks ago
- Library of reusable VHDL components☆28Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated 3 weeks ago
- ☆33Updated last year
- Repository containing the DSP gateware cores☆12Updated 6 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆22Updated 4 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- A padring generator for ASICs☆25Updated last year
- UART models for cocotb☆26Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated last month
- ☆20Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 10 months ago
- ☆33Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 weeks ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated last week
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- A compact, configurable RISC-V core☆11Updated 2 weeks ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- SystemVerilog FSM generator☆30Updated 11 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Extensible FPGA control platform☆59Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 2 months ago
- VHDL dependency analyzer☆23Updated 5 years ago