hVHDL / hVHDL_floating_point
high level VHDL floating point library for synthesis in fpga
☆16Updated 2 months ago
Alternatives and similar repositories for hVHDL_floating_point:
Users that are interested in hVHDL_floating_point are comparing it to the libraries listed below
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Library of reusable VHDL components☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Open FPGA Modules☆23Updated 6 months ago
- Repository containing the DSP gateware cores☆12Updated 7 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆11Updated last week
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- ☆33Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 9 months ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆10Updated 3 weeks ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆23Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 3 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- hardware library for hwt (= ipcore repo)☆37Updated 5 months ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆25Updated 10 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 11 months ago
- TCL framework to package Vivado IP-Cores☆15Updated 2 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 3 months ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago