hVHDL / hVHDL_floating_point
high level VHDL floating point library for synthesis in fpga
☆15Updated 6 months ago
Alternatives and similar repositories for hVHDL_floating_point:
Users that are interested in hVHDL_floating_point are comparing it to the libraries listed below
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated this week
- Library of reusable VHDL components☆26Updated 10 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 5 months ago
- Repository containing the DSP gateware cores☆12Updated 4 months ago
- TCL framework to package Vivado IP-Cores☆14Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆21Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆32Updated this week
- Open FPGA Modules☆23Updated 3 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- ☆32Updated last year
- Extensible FPGA control platform☆56Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 4 years ago
- APB Logic☆13Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆24Updated 8 months ago
- ☆20Updated 2 months ago
- VHDL dependency analyzer☆23Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆26Updated 2 weeks ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆14Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month