hVHDL / hVHDL_floating_pointLinks
high level VHDL floating point library for synthesis in fpga
☆18Updated 4 months ago
Alternatives and similar repositories for hVHDL_floating_point
Users that are interested in hVHDL_floating_point are comparing it to the libraries listed below
Sorting:
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated last month
- Library of reusable VHDL components☆28Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆14Updated this week
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆27Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- VHDL dependency analyzer☆23Updated 5 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- hardware library for hwt (= ipcore repo)☆40Updated this week
- Open FPGA Modules☆24Updated 8 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- ☆26Updated last year
- VHDL related news.☆25Updated this week
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 11 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆23Updated 4 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆22Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- ☆23Updated 2 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆70Updated 9 months ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago