hVHDL / hVHDL_floating_pointLinks
high level VHDL floating point library for synthesis in fpga
☆18Updated this week
Alternatives and similar repositories for hVHDL_floating_point
Users that are interested in hVHDL_floating_point are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated this week
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated last month
- Open FPGA Modules☆24Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆25Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆25Updated 4 months ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 2 weeks ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆36Updated 9 months ago
- general-cores☆21Updated 4 months ago
- WISHBONE Interconnect☆11Updated 8 years ago
- Library of reusable VHDL components☆28Updated last year
- ☆33Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ☆14Updated 8 months ago
- TCL framework to package Vivado IP-Cores☆14Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 10 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 4 months ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆44Updated last week
- Repository containing the DSP gateware cores☆14Updated this week
- hardware library for hwt (= ipcore repo)☆43Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆51Updated last year