hVHDL / hVHDL_floating_pointLinks
high level VHDL floating point library for synthesis in fpga
☆18Updated last week
Alternatives and similar repositories for hVHDL_floating_point
Users that are interested in hVHDL_floating_point are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated this week
- Open FPGA Modules☆24Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆24Updated last year
- Library of reusable VHDL components☆28Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated 2 weeks ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- WISHBONE Interconnect☆11Updated 8 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- ☆32Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- ☆33Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated 3 weeks ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆68Updated last month
- TCL framework to package Vivado IP-Cores☆14Updated 3 years ago
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Python interface to PCIE☆40Updated 7 years ago
- Wishbone SATA Controller☆20Updated 2 weeks ago
- VHDL String Formatting Library☆25Updated last year