CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules
☆11Jan 17, 2022Updated 4 years ago
Alternatives and similar repositories for ces_util_lib
Users that are interested in ces_util_lib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 5 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- A collection of Opal Kelly provided design resources☆18Nov 7, 2025Updated 6 months ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- ☆25Dec 22, 2015Updated 10 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18May 13, 2026Updated last week
- Android serial port for Kivy☆15Mar 30, 2017Updated 9 years ago
- high abstraction synthesis☆14Apr 8, 2024Updated 2 years ago
- ☆27May 7, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆46Jan 16, 2023Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆24Oct 29, 2025Updated 6 months ago
- Library of open source PDKs☆77Apr 13, 2026Updated last month
- ☆27Jul 16, 2017Updated 8 years ago
- MATLAB toolbox for ADI high speed converter products☆25Mar 27, 2026Updated last month
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Updated this week
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- "Very low cost, tiny (USB thumb size) FPGA board. 1st board with Efinix Trion FPGA and comes with Efinity IDE Solder or unsoldered versio…☆25Nov 11, 2019Updated 6 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Compares the different RISC-V soft cores in order to help you select the best one for your application.☆17Jun 13, 2025Updated 11 months ago
- This is the main repository for the Cooja network simulator☆34May 15, 2026Updated last week
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 3 months ago
- Fix missing Linux firmware kernel modules!☆17Jan 1, 2024Updated 2 years ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- An abstract language model of VHDL written in Python.☆64May 11, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Testing processors with Random Instruction Generation☆58Jan 13, 2026Updated 4 months ago
- ResNet implementation in Julia☆12Feb 5, 2022Updated 4 years ago
- Python package for Android USB host.☆22May 29, 2023Updated 2 years ago
- c++ posit implementation☆45Aug 7, 2023Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- My experiments on using OpenCL on the Google Coral Dev board☆12Aug 7, 2020Updated 5 years ago