blegal / Fast_LDPC_decoder_for_ARM15
LDPC decoders for ARM processor
☆11Updated 3 years ago
Alternatives and similar repositories for Fast_LDPC_decoder_for_ARM15:
Users that are interested in Fast_LDPC_decoder_for_ARM15 are comparing it to the libraries listed below
- The source codes of the fast x86 LDPC decoder published☆26Updated 4 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- ☆20Updated 10 years ago
- PyBER is a graphic application dedicated to the display of the BER/FER simulation results.☆11Updated last year
- SISO vector decoder for IRA-LDPC codes in VHDL☆11Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- ☆27Updated last year
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- MATLAB toolbox for ADI high speed converter products☆21Updated 3 weeks ago
- Algebraic methods for construction QC-LDPC and cyclic LDPC LDGM EG-LDPC source codes☆13Updated 4 months ago
- MATLAB toolbox for ADI transceiver products☆61Updated 2 weeks ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated 2 weeks ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).☆11Updated 5 years ago
- An RFSoC Frequency Planner developed using Python.☆24Updated last year
- Coprocessor Accelerated Filterbank Extension Library - A CUDA implementation of a Polyphase Filterbank Channelizer and Resampler☆17Updated 7 years ago
- ☆68Updated last year
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆68Updated 2 years ago
- Playing with Low-density parity-check codes☆94Updated last year
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆13Updated 3 years ago
- DVB-S2 SDR Transceiver powerded by AFF3CT & StreamPU.☆28Updated last month
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- ☆24Updated 4 years ago