blegal / Fast_LDPC_decoder_for_ARM15Links
LDPC decoders for ARM processor
☆11Updated 4 years ago
Alternatives and similar repositories for Fast_LDPC_decoder_for_ARM15
Users that are interested in Fast_LDPC_decoder_for_ARM15 are comparing it to the libraries listed below
Sorting:
- The source codes of the fast x86 LDPC decoder published☆28Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆17Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Updated 5 years ago
- Playing with Low-density parity-check codes☆98Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 4 years ago
- Turbo coder and decoder☆12Updated 2 years ago
- ☆28Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆47Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- MATLAB toolbox for ADI high speed converter products☆27Updated 3 months ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- IEEE 802.16 OFDM-based transceiver system☆28Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- This is a CUDA application for LDPC-CC Decoder☆15Updated 10 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 11 months ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆11Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- DVB-S2 LDPC Decoder☆28Updated 11 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Low Density Parity Check Decoder☆18Updated 9 years ago
- ☆20Updated 11 years ago