Xilinx / wireless-apps

Related projects ⓘ

Alternatives and complementary repositories for wireless-apps

• Xilinx / wireless-xorif
  ☆14Updated this week
• EttusResearch / refarch-multich
  Multichannel RF Reference Architecture (MRFRA) code, utilities, and documentation using USRP SDR
  ☆13Updated 2 years ago
• Xilinx / RFNoC-HLS-ATSC-RX
  ☆26Updated 7 years ago
• NVIDIA / 5t5g
  This project shows how to leverage your DPDK network application with Mellanox 5T5G features like Accurate Send Scheduling and eCPRI flow…
  ☆21Updated 2 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆20Updated last year
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 2 years ago
• Xilinx / RFNoC-HLS-WINLAB
  ☆16Updated 3 years ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆11Updated 2 years ago
• opencpi / opencpi
  Open Component Portability Infrastructure
  ☆58Updated 3 years ago
• gnuradio / cusp
  Library of CUDA Kernels for Signal Processing
  ☆12Updated 2 years ago
• srsran / zynq_timestamping
  Open source Zynq timestamping implementation from Software Radio Systems (SRS)
  ☆61Updated last year
• Xilinx / PYNQ-ZU
  PYNQ-ZU, XUP UltraScale+ MPSoC academic board
  ☆17Updated 2 months ago
• EttusResearch / rfnoc-pfb-channelizer
  RFNoC out-of-tree module for a channelizer
  ☆15Updated 6 years ago
• UofT-HPRC / fpga-bpf
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆45Updated 3 years ago
• myriadrf / LimeADPD
  Lime Adaptive Digital Predistortion
  ☆23Updated 11 months ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆18Updated last year
• strath-sdr / rfsoc_notebooks
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆19Updated 3 years ago
• gnuradio / newsched
  The GNU Radio 4.0 Runtime Proof Of Concept
  ☆22Updated 2 years ago
• aoeldemann / fluent10g
  Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet
  ☆26Updated 4 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆57Updated 6 months ago
• eventhelix / 5g-nr-standalone
  Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It invo…
  ☆20Updated last year
• myriadrf / xtrx_linux_pcie_drv
  XTRX PCI driver for linux
  ☆16Updated 9 months ago
• JennySmith888 / 100GBE-PYNQ
  ☆18Updated 3 years ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆57Updated this week
• pothosware / PothosZynq
  DMA source and sink blocks for Xilinx Zynq FPGAs
  ☆22Updated 4 years ago
• drom / OFDM
  Orthogonal Frequency Division Multiplexing pipeline
  ☆27Updated 6 years ago
• CodePurble / ldpc-fpga
  Playground for implementing LDPC codes on FPGA
  ☆15Updated last year
• oscimp / fpga_ip
  OscillatorIMP ecosystem FPGA IP sources
  ☆25Updated 2 weeks ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• emeb / adsb_cape
  ☆12Updated 9 years ago