Alternatives and similar repositories for wireless-apps

Users that are interested in wireless-apps are comparing it to the libraries listed below

• eventhelix / 5g-nr-standalone
  Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It invo…
  ☆22Updated 2 years ago
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19Updated 13 years ago
• Xilinx / wireless-xorif
  ☆18Updated 6 months ago
• ucb-ee290c / fa18-modem
  LTE/WiFi/5G-NR SDR Transceiver
  ☆56Updated 7 years ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆16Updated 3 years ago
• Xilinx / RFNoC-HLS-WINLAB
  ☆16Updated 4 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆31Updated 2 years ago
• opencpi / opencpi
  Open Component Portability Infrastructure
  ☆62Updated 4 years ago
• strath-sdr / rfsoc_radio
  PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
  ☆40Updated 2 years ago
• IMDEANetworksWNG / MIMORPH
  ☆28Updated last year
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆64Updated last month
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆57Updated 2 years ago
• phthinh / OFDM_802_16
  IEEE 802.16 OFDM-based transceiver system
  ☆28Updated 6 years ago
• Xilinx / RFNoC-HLS-ATSC-RX
  ☆27Updated 8 years ago
• strath-sdr / rfsoc_notebooks
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆25Updated 4 years ago
• xdsopl / LDPC
  Playing with Low-density parity-check codes
  ☆98Updated 2 years ago
• cea-wind / hls_ldpc_dec
  Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
  ☆42Updated 6 years ago
• UofT-HPRC / fpga-bpf
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆50Updated 4 years ago
• NVIDIA / 5t5g
  This project shows how to leverage your DPDK network application with Mellanox 5T5G features like Accurate Send Scheduling and eCPRI flow…
  ☆21Updated 3 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆85Updated last month
• pothosware / PothosZynq
  DMA source and sink blocks for Xilinx Zynq FPGAs
  ☆23Updated 5 years ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆34Updated 2 years ago
• drom / OFDM
  Orthogonal Frequency Division Multiplexing pipeline
  ☆31Updated 7 years ago
• srsran / srsRAN_matlab
  MATLAB-based testing tools for the srsRAN Project https://github.com/srsran/srsRAN_Project
  ☆38Updated last month
• Agora-wireless / Agora
  ☆58Updated 10 months ago
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 3 years ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆219Updated 7 months ago
• zz4fap / scatter-phy
  This repo contains the source code of the physical layer developed for the DARPA Spectrum Collaboration Challenge (SC2).
  ☆11Updated 6 years ago
• strath-sdr / rfsoc_qsfp_offload
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆25Updated last year
• tmatsuya / xapp1026
  LightWeight IP Application Examples for Xilinx FPGA
  ☆15Updated 9 years ago