Xilinx / wireless-appsLinks
Software, BSPs etc. for 5G wireless IP and PetaLinux
☆18Updated 2 years ago
Alternatives and similar repositories for wireless-apps
Users that are interested in wireless-apps are comparing it to the libraries listed below
Sorting:
- ☆18Updated 2 months ago
- This project shows how to leverage your DPDK network application with Mellanox 5T5G features like Accurate Send Scheduling and eCPRI flow…☆23Updated 3 years ago
- Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It invo…☆21Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- ☆16Updated 3 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 5 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- Playing with Low-density parity-check codes☆96Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Open Component Portability Infrastructure☆62Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆105Updated 2 years ago
- Python productivity for RFSoC platforms☆78Updated 2 months ago
- MATLAB-based testing tools for the srsRAN Project https://github.com/srsran/srsRAN_Project☆34Updated 3 weeks ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆40Updated 6 years ago
- ☆55Updated 6 months ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆210Updated 3 months ago
- The source codes of the fast x86 LDPC decoder published☆28Updated 4 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆119Updated last month
- ☆27Updated 8 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆83Updated last year
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆39Updated 2 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- MATLAB toolbox for ADI high speed converter products☆25Updated last month