Alternatives and similar repositories for wireless-apps

Users that are interested in wireless-apps are comparing it to the libraries listed below

• Xilinx / wireless-xorif
  ☆19Updated 7 months ago
• strath-sdr / rfsoc_notebooks
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆26Updated 4 years ago
• analogdevicesinc / TransceiverToolbox
  MATLAB toolbox for ADI transceiver products
  ☆64Updated last week
• Xilinx / RFNoC-HLS-WINLAB
  ☆16Updated 4 years ago
• pothosware / PothosZynq
  DMA source and sink blocks for Xilinx Zynq FPGAs
  ☆23Updated 5 years ago
• strath-sdr / pynq_agc
  Demonstration of Automatic Gain Control with PYNQ
  ☆17Updated 3 years ago
• aicodix / ira
  SISO vector decoder for IRA-LDPC codes in VHDL
  ☆12Updated 3 years ago
• eventhelix / 5g-nr-standalone
  Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It invo…
  ☆22Updated 2 years ago
• opencpi / opencpi
  Open Component Portability Infrastructure
  ☆62Updated 4 years ago
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆19Updated 13 years ago
• xdsopl / LDPC
  Playing with Low-density parity-check codes
  ☆99Updated 2 years ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆87Updated 2 months ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆35Updated 2 years ago
• NVIDIA / 5t5g
  This project shows how to leverage your DPDK network application with Mellanox 5T5G features like Accurate Send Scheduling and eCPRI flow…
  ☆21Updated 3 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆31Updated 2 years ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆110Updated last week
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 3 years ago
• UofT-HPRC / fpga-bpf
  A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark
  ☆50Updated 4 years ago
• drom / OFDM
  Orthogonal Frequency Division Multiplexing pipeline
  ☆31Updated 7 years ago
• strath-sdr / rfsoc_radio
  PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
  ☆41Updated this week
• myriadrf / LimeDSP
  Lime Digital Signal Processing
  ☆28Updated last month
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆59Updated last week
• mesarcik / DRFM
  Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"
  ☆30Updated 4 years ago
• ucb-ee290c / fa18-modem
  LTE/WiFi/5G-NR SDR Transceiver
  ☆56Updated 7 years ago
• catkira / open5G_phy
  A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog
  ☆219Updated 8 months ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆24Updated 2 years ago
• EttusResearch / meta-ettus
  Yocto Project BSPs for Ettus Products
  ☆37Updated 4 months ago
• analogdevicesinc / HighSpeedConverterToolbox
  MATLAB toolbox for ADI high speed converter products
  ☆26Updated 2 months ago
• tmatsuya / xapp1026
  LightWeight IP Application Examples for Xilinx FPGA
  ☆15Updated 10 years ago
• cea-wind / hls_ldpc_dec
  Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
  ☆42Updated 6 years ago