antmicro / embench-testerLinks
☆14Updated 2 years ago
Alternatives and similar repositories for embench-tester
Users that are interested in embench-tester are comparing it to the libraries listed below
Sorting:
- A Python package for generating HDL wrappers and top modules for HDL sources☆52Updated last week
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Spen's Official OpenOCD Mirror☆51Updated 9 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- USB virtual model in C++ for Verilog☆32Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆45Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆86Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated last week
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆51Updated this week
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Updated 2 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Python script to transform a VCD file to wavedrom format☆82Updated 3 years ago
- ☆34Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- sample VCD files☆40Updated last week
- assorted library of utility cores for amaranth HDL☆99Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- Nix flake for openXC7☆44Updated 8 months ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- Wishbone interconnect utilities☆44Updated last week