antmicro / embench-testerLinks
☆14Updated last year
Alternatives and similar repositories for embench-tester
Users that are interested in embench-tester are comparing it to the libraries listed below
Sorting:
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆33Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- USB virtual model in C++ for Verilog☆30Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- ☆45Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆47Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 3 months ago
- ☆34Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆21Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago