antmicro / embench-testerLinks
☆14Updated 2 years ago
Alternatives and similar repositories for embench-tester
Users that are interested in embench-tester are comparing it to the libraries listed below
Sorting:
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- ☆34Updated 4 years ago
- ☆45Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- ☆114Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆35Updated this week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Nitro USB FPGA core☆86Updated last year
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated last week
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 4 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week