antmicro / embench-tester
☆13Updated last year
Alternatives and similar repositories for embench-tester:
Users that are interested in embench-tester are comparing it to the libraries listed below
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated 2 weeks ago
- Spen's Official OpenOCD Mirror☆48Updated 11 months ago
- ☆44Updated 2 years ago
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- ☆33Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Virtual development board for HDL design☆40Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- ☆33Updated 2 years ago
- ☆15Updated 3 months ago
- Examples and design pattern for VHDL verification☆15Updated 8 years ago
- Demo projects for various Kintex FPGA boards☆50Updated 8 months ago
- sample VCD files☆36Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆14Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 2 months ago
- Wishbone interconnect utilities☆38Updated 2 weeks ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆21Updated 3 months ago
- A padring generator for ASICs☆25Updated last year
- Chisel Examples for the iCESugar FPGA Board☆11Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Master-thesis-final☆18Updated last year
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month