antmicro / embench-testerLinks
☆14Updated last year
Alternatives and similar repositories for embench-tester
Users that are interested in embench-tester are comparing it to the libraries listed below
Sorting:
- ☆45Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A flexible and scalable development platform for modern FPGA projects.☆32Updated last month
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- ☆34Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 4 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 2 weeks ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆25Updated last year
- ☆15Updated 11 months ago
- ☆110Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 4 months ago
- PCIe analyzer experiments☆58Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago