antmicro / embench-testerLinks
☆14Updated last year
Alternatives and similar repositories for embench-tester
Users that are interested in embench-tester are comparing it to the libraries listed below
Sorting:
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- ☆33Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- ☆17Updated 8 months ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- ☆34Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆47Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- VHDL PCIe Transceiver☆28Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- RISC-V processor☆31Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago