waviousllc / wav-lpddr-swView external linksLinks
Wavious DDR (WDDR) Physical interface (PHY) Software
☆23Feb 16, 2022Updated 4 years ago
Alternatives and similar repositories for wav-lpddr-sw
Users that are interested in wav-lpddr-sw are comparing it to the libraries listed below
Sorting:
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- ☆12Sep 4, 2023Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated 3 weeks ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆75Mar 21, 2024Updated last year
- ☆13Mar 4, 2015Updated 10 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 6 months ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 8 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- ☆38Jul 11, 2022Updated 3 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- FPGA-based DRAM tester supporting RDIMM DDR5 memories☆26Jan 29, 2026Updated 2 weeks ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Jul 19, 2024Updated last year
- ☆18Dec 15, 2022Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- ☆45Feb 25, 2025Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆56Dec 19, 2022Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- ☆37Feb 9, 2026Updated last week
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Python library for SerDes modelling☆82Jul 18, 2024Updated last year