Wavious DDR (WDDR) Physical interface (PHY) Software
☆27Feb 16, 2022Updated 4 years ago
Alternatives and similar repositories for wav-lpddr-sw
Users that are interested in wav-lpddr-sw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆146Jul 22, 2021Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- The Berkeley Verilog-A Parser and Processor☆15Mar 24, 2017Updated 9 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆92Mar 21, 2024Updated 2 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Jul 17, 2026Updated 2 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- Build CMake packages from Julia☆11May 18, 2020Updated 6 years ago
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆14Apr 1, 2017Updated 9 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆16Sep 24, 2020Updated 6 years ago
- Extended and external tests for Verilator testing☆19Sep 20, 2026Updated last week
- Calculator for estimating real estate investments☆19Apr 11, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- ☆83Feb 4, 2021Updated 5 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆75Jul 19, 2024Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Sep 4, 2023Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆98Feb 28, 2018Updated 8 years ago
- Plotter widgets for visualization in Pothos GUI☆14Jul 25, 2021Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- Electro - easy commutation schematic editor written in Python + Qt (PyQt)☆14Mar 10, 2020Updated 6 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 5 months ago
- Fork of the QT based SDR project from RF-Space☆12Jun 7, 2011Updated 15 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 10 months ago
- ☆20Dec 15, 2022Updated 3 years ago
- ☆14Mar 4, 2015Updated 11 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Julia package for CAD of superconducting devices operating at microwave frequencies.☆21Aug 20, 2020Updated 6 years ago
- C++ library and command-line utility for reading GDSII geometry files☆55Nov 12, 2020Updated 5 years ago