waviousllc / wav-lpddr-swLinks
Wavious DDR (WDDR) Physical interface (PHY) Software
☆20Updated 3 years ago
Alternatives and similar repositories for wav-lpddr-sw
Users that are interested in wav-lpddr-sw are comparing it to the libraries listed below
Sorting:
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆33Updated 2 years ago
- ☆36Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆29Updated last month
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- An automatic clock gating utility☆48Updated last month
- Open Source PHY v2☆28Updated last year
- APB UVC ported to Verilator☆11Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Advanced Debug Interface☆15Updated 4 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- CMake based hardware build system☆23Updated 2 weeks ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆36Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago