waviousllc / wav-lpddr-swLinks
Wavious DDR (WDDR) Physical interface (PHY) Software
☆20Updated 3 years ago
Alternatives and similar repositories for wav-lpddr-sw
Users that are interested in wav-lpddr-sw are comparing it to the libraries listed below
Sorting:
- APB UVC ported to Verilator☆11Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆38Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- Open Source PHY v2☆29Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Extended and external tests for Verilator testing☆16Updated 3 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆40Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 weeks ago
- A configurable SRAM generator☆53Updated this week
- ☆33Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆44Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago