oprecomp / DDR4_controllerLinks
☆64Updated 4 years ago
Alternatives and similar repositories for DDR4_controller
Users that are interested in DDR4_controller are comparing it to the libraries listed below
Sorting:
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- BlackParrot on Zynq☆44Updated 5 months ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆77Updated 10 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆60Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- PCI Express controller model☆63Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- round robin arbiter☆75Updated 11 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆76Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- ☆34Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago