oprecomp / DDR4_controllerLinks
☆66Updated 4 years ago
Alternatives and similar repositories for DDR4_controller
Users that are interested in DDR4_controller are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆78Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- round robin arbiter☆75Updated 11 years ago
- BlackParrot on Zynq☆47Updated 6 months ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- General Purpose AXI Direct Memory Access☆59Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- PCI Express controller model☆66Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- ☆63Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- ☆36Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago