antmicro / lpddr4-testbed
Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.
☆13Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for lpddr4-testbed
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- Computational Storage Device based on the open source project OpenSSD.☆18Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- ☆12Updated 9 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- ☆24Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- ☆22Updated 11 years ago
- Verilog PCI express components☆18Updated last year
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆40Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆16Updated 6 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- AES☆13Updated 2 years ago
- ☆33Updated this week
- Small footprint and configurable SPI core☆39Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆19Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- My self-designed ZYNQ-7010 4-layer developement board.☆28Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- ☆18Updated 3 weeks ago
- ☆8Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆12Updated 3 years ago
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- ☆21Updated 7 years ago
- ☆13Updated last year
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago