antmicro / lpddr4-testbed
Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.
☆13Updated last year
Alternatives and similar repositories for lpddr4-testbed:
Users that are interested in lpddr4-testbed are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM☆36Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- Computational Storage Device based on the open source project OpenSSD.☆22Updated 4 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆13Updated last year
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- PCIe analyzer experiments☆52Updated 4 years ago
- ☆28Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- ☆14Updated last year
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs☆24Updated 11 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆27Updated 6 months ago
- ☆31Updated 3 weeks ago
- ☆33Updated 2 years ago
- BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput …☆19Updated last month
- ☆14Updated 3 years ago
- Freecores website☆19Updated 8 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆48Updated last year
- PCI Express controller model☆55Updated 2 years ago
- ☆10Updated 4 years ago
- Buildroot customized for Xuantie™ RISC-V CPU☆44Updated 3 years ago
- ☆12Updated last year
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- ☆43Updated 7 years ago
- Library of FPGA architectures☆14Updated 2 weeks ago
- ☆12Updated 7 months ago