antmicro / lpddr4-testbed
Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.
β13Updated 9 months ago
Alternatives and similar repositories for lpddr4-testbed:
Users that are interested in lpddr4-testbed are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbpsβ24Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directoriesβ29Updated last year
- π Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.β22Updated 3 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Moduleβ25Updated 3 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tlβ¦β17Updated 6 years ago
- β12Updated 11 months ago
- Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAMβ36Updated 10 months ago
- Buildroot customized for Xuantieβ’ RISC-V CPUβ41Updated 3 years ago
- The multi-core cluster of a PULP system.β65Updated this week
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM moβ¦β13Updated 10 months ago
- Template project for LiteX-based SoCsβ19Updated 6 months ago
- Small footprint and configurable Inter-Chip communication coresβ54Updated last week
- FPGA board-level debugging and reverse-engineering toolβ33Updated last year
- Computational Storage Device based on the open source project OpenSSD.β19Updated 4 years ago
- An Open Source Link Protocol and Controllerβ25Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releasesβ17Updated 3 weeks ago
- PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAsβ24Updated 11 years ago
- β32Updated this week
- β14Updated last year
- β12Updated 4 months ago
- PCIe analyzer experimentsβ49Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interfaceβ13Updated 4 years ago
- β27Updated 4 years ago
- β21Updated 7 years ago
- Small footprint and configurable SPI coreβ40Updated last week
- MMC (and derivative standards) host controllerβ22Updated 4 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentionsβ27Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clustersβ19Updated 2 months ago
- Open Source AESβ31Updated 9 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.β50Updated last month