antmicro / lpddr4-testbedLinks
Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.
☆17Updated last month
Alternatives and similar repositories for lpddr4-testbed
Users that are interested in lpddr4-testbed are comparing it to the libraries listed below
Sorting:
- ☆32Updated last week
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 weeks ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- Experimental Xilinx Artix-7 driven Data Center Security Communication Module☆62Updated last month
- PCIe analyzer experiments☆64Updated 5 years ago
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆21Updated 4 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- ☆48Updated 8 years ago
- Experimental development board interfacing Xilinx Kintex-7 FPGA with LPDDR4 SDRAM☆40Updated last month
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 months ago
- RISC-V Nexus Trace TG documentation and reference code☆57Updated last year
- IP submodules, formatted for easier CI integration☆31Updated 4 months ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Updated 7 years ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆61Updated 2 years ago
- ☆36Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆69Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Updated 11 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Updated last year
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- DisplayPort IP-core☆83Updated last month
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Updated last week
- ☆33Updated 3 years ago
- Nvidia/Mellanox Innova-2 Flex Open Programmable SmartNIC Setup and Usage Notes for XCKU15P FPGA Development☆71Updated 8 months ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆53Updated 5 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆117Updated 6 months ago