synxlin / branch-predictor-simulator
A C version of Branch Predictor Simulator
☆17Updated 8 months ago
Alternatives and similar repositories for branch-predictor-simulator:
Users that are interested in branch-predictor-simulator are comparing it to the libraries listed below
- Advanced Architecture Labs with CVA6☆55Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- An integrated CGRA design framework☆87Updated last week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 5 months ago
- ☆12Updated 9 months ago
- ☆31Updated 5 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- ☆26Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- gem5 repository to study chiplet-based systems☆71Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- ☆23Updated 7 months ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- ☆26Updated 4 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- ☆71Updated 10 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆22Updated 6 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- ☆25Updated 4 months ago
- ☆48Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆12Updated 4 months ago
- SystemC training aimed at TLM.☆27Updated 4 years ago