A C version of Branch Predictor Simulator
☆17Jul 10, 2024Updated last year
Alternatives and similar repositories for branch-predictor-simulator
Users that are interested in branch-predictor-simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆53Sep 6, 2014Updated 11 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆25Aug 10, 2023Updated 2 years ago
- ☆22May 18, 2022Updated 3 years ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆22Mar 9, 2023Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 5 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- ☆10Mar 8, 2025Updated last year
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- ☆11Mar 15, 2023Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 7 years ago
- ☆34Nov 20, 2025Updated 4 months ago
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆23May 30, 2016Updated 9 years ago
- Fritzing parts for most common DIP ICs including 74LS Series and more, which is used in Digital Electronics or Logic Circuit and Design.☆19Jul 18, 2024Updated last year
- BSc Project - Amirkabir University of Technology - Winter 2023☆11Jul 20, 2023Updated 2 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- An Attention Superoptimizer☆22Jan 20, 2025Updated last year
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- ☆16Feb 5, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Utilities for MyHDL☆19Dec 15, 2023Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated last month
- Initial framework source code for CSE240A branch predictor project☆10Nov 30, 2017Updated 8 years ago
- Epoch-synchronous overlap-add (ESOLA) for time-and pitch-scale modification of speech signals.☆23Jul 24, 2020Updated 5 years ago
- A simple http server to cache specific eth rpc requests in memory.☆16Aug 11, 2025Updated 7 months ago
- The source code to Jaame Sokhan Android Application☆18Nov 7, 2025Updated 4 months ago
- Unofficial pytorch implementation of Piecewise Linear Unit dynamic activation function☆18Feb 8, 2023Updated 3 years ago
- gem5 FS模式实验手册☆45Mar 8, 2023Updated 3 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- ☆16Oct 18, 2020Updated 5 years ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- 编译原理课程实践中用于测试的代码☆10Jun 9, 2021Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆12Feb 22, 2018Updated 8 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- ☆17May 10, 2024Updated last year