A C version of Branch Predictor Simulator
☆17Jul 10, 2024Updated last year
Alternatives and similar repositories for branch-predictor-simulator
Users that are interested in branch-predictor-simulator are comparing it to the libraries listed below
Sorting:
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆52Sep 6, 2014Updated 11 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 4 months ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- ☆34Nov 20, 2025Updated 3 months ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆24Aug 10, 2023Updated 2 years ago
- ☆22May 18, 2022Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆27Apr 10, 2018Updated 7 years ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆21Mar 9, 2023Updated 2 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- Advanced Architecture Labs with CVA6☆78Jan 16, 2024Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated 3 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆10Mar 8, 2025Updated 11 months ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆34Updated this week
- BSc Project - Amirkabir University of Technology - Winter 2023☆11Jul 20, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- tools and techniques for building fast portable thread packages☆12Jul 10, 2013Updated 12 years ago
- ☆12Aug 8, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- ☆22Apr 28, 2025Updated 10 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 8 years ago
- 编译原理课程实践中用于测试的代码☆10Jun 9, 2021Updated 4 years ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- ☆14Jun 4, 2025Updated 9 months ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Persian text -> integer, ineteger -> text converter☆13Nov 14, 2020Updated 5 years ago