synxlin / branch-predictor-simulatorLinks
A C version of Branch Predictor Simulator
☆18Updated 10 months ago
Alternatives and similar repositories for branch-predictor-simulator
Users that are interested in branch-predictor-simulator are comparing it to the libraries listed below
Sorting:
- Branch Predictor Optimization for BlackParrot☆15Updated last year
- Advanced Architecture Labs with CVA6☆61Updated last year
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆11Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆11Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- ☆27Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆16Updated 9 years ago
- ☆30Updated 2 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆20Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- An integrated CGRA design framework☆89Updated 2 months ago
- ☆26Updated last year
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week