A simple three-stage RISC-V CPU
☆25May 4, 2021Updated 4 years ago
Alternatives and similar repositories for simple-riscv
Users that are interested in simple-riscv are comparing it to the libraries listed below
Sorting:
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 5 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- A repository contains all sort of cheat-sheets for various things.☆11Sep 24, 2021Updated 4 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- An in-development lookatme extension that uses ueberzug and urwid_ueberzogen to add image rendering support☆16Oct 2, 2022Updated 3 years ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆22Jun 6, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆109Sep 18, 2021Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 4 years ago
- ☆29May 6, 2024Updated last year
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- An advanced FPGA-based ram expansion module for C64/C128☆34Oct 1, 2022Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆40Jan 2, 2026Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Dec 24, 2020Updated 5 years ago
- TouchGFX simulator development in Visual Studio Code with CMake☆14Mar 25, 2025Updated 11 months ago
- ☆10Nov 13, 2025Updated 3 months ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- Xilinx Artix-7 FPGA Development Board☆38Mar 26, 2020Updated 5 years ago
- Quartus Lite docker☆38Sep 26, 2020Updated 5 years ago
- Moxie-compatible core repository☆47Aug 11, 2025Updated 6 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- Instrument to capture RSSI and data of 433MHz transmissions☆12Sep 5, 2020Updated 5 years ago
- Transcribing long blocks of speech using Watson Speech To Text.☆11Sep 24, 2020Updated 5 years ago
- Nanos klib for NVIDIA GPUs☆14Mar 25, 2025Updated 11 months ago
- Build and test environment for CMSIS-Pack containing TensorFlow Lite Micro☆17Updated this week