A simple three-stage RISC-V CPU
☆25May 4, 2021Updated 4 years ago
Alternatives and similar repositories for simple-riscv
Users that are interested in simple-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 5 years ago
- ☆21Sep 26, 2025Updated 6 months ago
- ☆17Feb 9, 2023Updated 3 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Xilinx Artix-7 FPGA Development Board☆38Mar 26, 2020Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆110Sep 18, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆125Oct 13, 2020Updated 5 years ago
- An in-development lookatme extension that uses ueberzug and urwid_ueberzogen to add image rendering support☆16Oct 2, 2022Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year
- jmp - search files and jump to matching lines in a text editor☆13Mar 14, 2021Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated last month
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 7 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- ☆65Nov 9, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- ☆10Aug 25, 2022Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 3 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- [WIP] A C++17 library for language servers☆20May 25, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Python library for SerDes modelling☆85Jul 18, 2024Updated last year
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆13Updated this week
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 2 months ago
- Portable high-level assembler with authentic C syntax☆25Jul 1, 2022Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Jan 12, 2016Updated 10 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- This is a Latex template is only for RV College of Engineering students for their report writing in latex.☆14Jan 27, 2026Updated last month