A simple three-stage RISC-V CPU
☆25May 4, 2021Updated 5 years ago
Alternatives and similar repositories for simple-riscv
Users that are interested in simple-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A very simple RISC-V ISA emulator.☆40Dec 12, 2020Updated 5 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- ☆17Feb 9, 2023Updated 3 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆128Oct 13, 2020Updated 6 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 5 years ago
- Xilinx Artix-7 FPGA Development Board☆44Mar 26, 2020Updated 6 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 9 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆24Sep 26, 2025Updated last year
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 5 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆114Sep 18, 2021Updated 5 years ago
- ☆11Jul 9, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GDB server to debug CPU simulation waveform traces☆44Feb 21, 2022Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- An in-development lookatme extension that uses ueberzug and urwid_ueberzogen to add image rendering support☆16Oct 2, 2022Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆36Dec 10, 2021Updated 4 years ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 3 years ago
- Implementation of JPEG Compression on an FPGA☆19May 10, 2017Updated 9 years ago
- TCL Script automating the frontend of ASIC design☆11Jun 21, 2023Updated 3 years ago
- Combined ESP32C3 and iCE40 FPGA board☆20Jul 13, 2022Updated 4 years ago
- Perl is shiny☆11Jul 27, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 6 years ago
- Moxie-compatible core repository☆48Aug 11, 2025Updated last year
- Perl6 statistics modules☆12Jan 17, 2020Updated 6 years ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- ☆66Nov 9, 2021Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆16Aug 15, 2021Updated 5 years ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Test that a Perl 6 project has a good and proper META file☆10Jul 4, 2023Updated 3 years ago
- Arduino STM32用 NTSCビデオ出力ラブラリ☆19Nov 25, 2025Updated 11 months ago
- Raku plugin for the asdf version manager.☆12Jan 1, 2023Updated 3 years ago
- Source code for http://perl6.party website☆10Oct 31, 2018Updated 8 years ago