A simple three-stage RISC-V CPU
☆25May 4, 2021Updated 5 years ago
Alternatives and similar repositories for simple-riscv
Users that are interested in simple-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- ☆22Sep 26, 2025Updated 8 months ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆43Apr 23, 2021Updated 5 years ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆12Aug 17, 2021Updated 4 years ago
- Xilinx Artix-7 FPGA Development Board☆42Mar 26, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆112Sep 18, 2021Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆127Oct 13, 2020Updated 5 years ago
- An in-development lookatme extension that uses ueberzug and urwid_ueberzogen to add image rendering support☆16Oct 2, 2022Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆35Dec 10, 2021Updated 4 years ago
- Moxie-compatible core repository☆47Aug 11, 2025Updated 10 months ago
- Instant Neural Graphics Primitives from scratch, zero dependencies. Learning by doing.☆10Aug 18, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDL extension for visual studio code☆20Mar 25, 2025Updated last year
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 6 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- SAT-based ATPG using TG-Pro model☆19Jun 5, 2018Updated 8 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- Mini CPU design with JTAG UART support☆21Jun 8, 2021Updated 5 years ago
- ☆16Aug 15, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- ☆65Nov 9, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 4 years ago
- ☆10Aug 25, 2022Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Dec 3, 2025Updated 6 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 3 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- [WIP] A C++17 library for language servers☆20May 25, 2020Updated 6 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NVIDIA CPU microcode☆13Mar 10, 2015Updated 11 years ago
- Portable high-level assembler with authentic C syntax☆25Jul 1, 2022Updated 3 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- MTI RFID Explorer is a software to help people to evaluate MTI UHF RFID modules and reader, including RU-861-XXX, RU-824-000 modules and …☆11Apr 10, 2019Updated 7 years ago
- QEMU/OVMF/SWTPM UEFI Secure Boot development environment☆17May 20, 2022Updated 4 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago