Change part number or package in a Xilinx 7-series FPGA bitstream
☆45Apr 27, 2020Updated 6 years ago
Alternatives and similar repositories for xchange
Users that are interested in xchange are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Documenting the Anlogic FPGA bit-stream format.☆89Dec 25, 2022Updated 3 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Aug 13, 2018Updated 7 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 7 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- OpenEmbedded/Yocto layer for topic products. Contains BSP for Miami boards and Florida carriers.☆16Apr 22, 2026Updated last week
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- Register access layer in Rust for all STM32 microcontrollers☆34Jul 10, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 5 years ago
- Firmware for the FX2 which emulates the FTDI serial chips (including MPSSE support).☆18Aug 7, 2018Updated 7 years ago
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- Xilinx 14.7 patch for Win10 32/64☆31Jan 28, 2022Updated 4 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆269Mar 15, 2019Updated 7 years ago
- not infinite, but huge canvas collaborative vector drawing program☆13Oct 28, 2018Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Software Emulation Library for the RP2040 Interpolator peripheral☆14Oct 25, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- A fork of https://ixo-jtag.sourceforge.net/ with a CPLD design fix☆16Jul 27, 2024Updated last year
- enclosure for the mainboard and zturn lite☆13Mar 13, 2020Updated 6 years ago
- ROM Dumps of my retro hardwares☆16Dec 13, 2022Updated 3 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- duplex ver of mmdvm☆16Jan 28, 2018Updated 8 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Command line tool to execute jobs in Cirrus CI☆12Aug 31, 2023Updated 2 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- art(?) through random code☆10Jan 3, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Generate bitstream from FPGA assembly.☆28Feb 23, 2026Updated 2 months ago