Change part number or package in a Xilinx 7-series FPGA bitstream
☆44Apr 27, 2020Updated 5 years ago
Alternatives and similar repositories for xchange
Users that are interested in xchange are comparing it to the libraries listed below
Sorting:
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- AXI Formal Verification IP☆22Apr 28, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- enclosure for the mainboard and zturn lite☆13Mar 13, 2020Updated 5 years ago
- Command line tool to execute jobs in Cirrus CI☆12Aug 31, 2023Updated 2 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- art(?) through random code☆10Jan 3, 2023Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆96Mar 6, 2022Updated 3 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ☆73Jun 11, 2020Updated 5 years ago
- Register access layer in Rust for all STM32 microcontrollers☆34Jul 10, 2022Updated 3 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- math / physics lecture notes☆16May 26, 2023Updated 2 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Mar 6, 2019Updated 6 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆21May 20, 2020Updated 5 years ago