benreynwar / fpga-sdrlibLinks
Verilog modules for software-defined radio.
☆18Updated 12 years ago
Alternatives and similar repositories for fpga-sdrlib
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below
Sorting:
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- Testbenches for HDL projects☆21Updated last week
- A collection of Opal Kelly provided design resources☆17Updated last month
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated last week
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- general-cores☆21Updated 2 months ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- ☆18Updated 4 years ago
- ☆20Updated 3 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Xilinx IP repository☆13Updated 7 years ago
- The implementation of AD9371 on KC705☆21Updated 4 months ago
- Open FPGA Modules☆24Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 2 months ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- Computational Storage Device based on the open source project OpenSSD.☆27Updated 4 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago