Verilog modules for software-defined radio.
☆20Dec 31, 2012Updated 13 years ago
Alternatives and similar repositories for fpga-sdrlib
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 13 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 4 months ago
- Keeping this repo, for now, for archeaological purposes.☆19Apr 3, 2013Updated 13 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GRAS: The GNU Radio Advanced Scheduler☆22Feb 9, 2014Updated 12 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- Digital FM Radio Receiver for FPGA☆66Dec 26, 2015Updated 10 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 5 months ago
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- Open PicoBlaze Assembler☆64Oct 29, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- ChipTools is a utility to automate FPGA build and verification☆26Oct 22, 2021Updated 4 years ago
- Open-source software defined radar based on the USRP 1 hardware.☆39Sep 30, 2018Updated 7 years ago
- hardware library for hwt (= ipcore repo)☆45Updated this week
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- gr-eventstream is a set of GNU Radio blocks for creating precisely timed events and either inserting them into, or extracting them from n…☆45Sep 20, 2017Updated 8 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆51May 3, 2016Updated 10 years ago
- ☆33Jul 15, 2026Updated last week
- ☆13May 9, 2016Updated 10 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆38Mar 7, 2026Updated 4 months ago
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jul 9, 2025Updated last year
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆14Jun 18, 2026Updated last month
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 18, 2026Updated 2 months ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 5 months ago
- ☆19Apr 2, 2020Updated 6 years ago