benreynwar / fpga-sdrlibLinks
Verilog modules for software-defined radio.
☆18Updated 12 years ago
Alternatives and similar repositories for fpga-sdrlib
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Testbenches for HDL projects☆21Updated last week
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- The implementation of AD9371 on KC705☆20Updated 4 months ago
- A collection of Opal Kelly provided design resources☆17Updated 2 months ago
- general-cores☆21Updated 3 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Xilinx IP repository☆13Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 8 months ago
- Computational Storage Device based on the open source project OpenSSD.☆28Updated 5 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- ☆35Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Updated 5 years ago