Verilog modules for software-defined radio.
☆20Dec 31, 2012Updated 13 years ago
Alternatives and similar repositories for fpga-sdrlib
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- Keeping this repo, for now, for archeaological purposes.☆19Apr 3, 2013Updated 13 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GRAS: The GNU Radio Advanced Scheduler☆22Feb 9, 2014Updated 12 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Digital FM Radio Receiver for FPGA☆66Dec 26, 2015Updated 10 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- An attempt to synthesize GPS signals in FPGA logic.☆19Feb 17, 2026Updated 6 months ago
- gnuradio☆26Nov 29, 2019Updated 6 years ago
- Pothos bindings for GNU Radio blocks☆12Dec 28, 2020Updated 5 years ago
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 2 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- ChipTools is a utility to automate FPGA build and verification☆26Oct 22, 2021Updated 4 years ago
- Open-source software defined radar based on the USRP 1 hardware.☆39Sep 30, 2018Updated 7 years ago
- hardware library for hwt (= ipcore repo)☆45Aug 24, 2026Updated last week
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆51May 3, 2016Updated 10 years ago
- ☆33Jul 15, 2026Updated last month
- ☆13May 9, 2016Updated 10 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆39Updated this week
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- ☆18Jul 9, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Aug 23, 2026Updated last week
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆14Nov 8, 2019Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 6 months ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago