benreynwar / fpga-sdrlib
Verilog modules for software-defined radio.
☆18Updated 12 years ago
Alternatives and similar repositories for fpga-sdrlib:
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below
- Testbenches for HDL projects☆15Updated this week
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆14Updated 3 years ago
- A collection of Opal Kelly provided design resources☆16Updated last month
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- Repository containing the DSP gateware cores☆12Updated 6 months ago
- ☆19Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆22Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- Verilog IP Cores & Tests☆13Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆16Updated 2 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- Xilinx IP repository☆13Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- Miniature 8GHz FMCW Radar☆11Updated 9 years ago
- IP Catalog for Raptor.☆12Updated 4 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Open FPGA Modules☆23Updated 6 months ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago