benreynwar / fpga-sdrlib
Verilog modules for software-defined radio.
☆18Updated 12 years ago
Alternatives and similar repositories for fpga-sdrlib:
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Repository containing the DSP gateware cores☆12Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated 2 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- ☆14Updated 3 years ago
- Testbenches for HDL projects☆12Updated this week
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆17Updated 11 months ago
- A collection of Opal Kelly provided design resources☆15Updated 4 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- LMAC Core1 - Ethernet 1G/100M/10M☆16Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆20Updated 4 years ago
- IP Catalog for Raptor.☆10Updated 2 months ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆32Updated 6 years ago
- Xilinx IP repository☆13Updated 6 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Extensible FPGA control platform☆57Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆16Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- ☆25Updated last year
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- ☆14Updated last year
- ☆27Updated 4 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Updated 9 years ago