benreynwar / fpga-sdrlibLinks
Verilog modules for software-defined radio.
☆18Updated 12 years ago
Alternatives and similar repositories for fpga-sdrlib
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆19Updated this week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated last month
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- VHDL functional blocks with their simulations and test sequences☆21Updated last week
- A collection of Opal Kelly provided design resources☆17Updated 4 months ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 3 weeks ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- IP Catalog for Raptor.☆14Updated 8 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- ☆19Updated 4 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- VHDL PCIe Transceiver☆29Updated 5 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Python tools for processing Verilog files☆10Updated 13 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago