Verilog modules for software-defined radio.
☆20Dec 31, 2012Updated 13 years ago
Alternatives and similar repositories for fpga-sdrlib
Users that are interested in fpga-sdrlib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…☆25Aug 29, 2012Updated 14 years ago
- A new CASPER toolflow based on an HDL primitives library☆17Apr 11, 2012Updated 14 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Keeping this repo, for now, for archeaological purposes.☆19Apr 3, 2013Updated 13 years ago
- GRAS: The GNU Radio Advanced Scheduler☆22Feb 9, 2014Updated 12 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Digital FM Radio Receiver for FPGA☆67Dec 26, 2015Updated 10 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Jan 15, 2016Updated 10 years ago
- gnuradio☆26Nov 29, 2019Updated 6 years ago
- Python tools for Vivado Projects☆72Apr 3, 2019Updated 7 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Open PicoBlaze Assembler☆65Oct 29, 2023Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ChipTools is a utility to automate FPGA build and verification☆27Oct 22, 2021Updated 4 years ago
- Open-source software defined radar based on the USRP 1 hardware.☆39Sep 30, 2018Updated 8 years ago
- hardware library for hwt (= ipcore repo)☆45Sep 20, 2026Updated 3 weeks ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated 2 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Using Software Designed Radio to transmit & receive FM signal☆49Apr 2, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- gr-eventstream is a set of GNU Radio blocks for creating precisely timed events and either inserting them into, or extracting them from n…☆45Sep 20, 2017Updated 9 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆52May 3, 2016Updated 10 years ago
- ☆33Jul 15, 2026Updated 2 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated last month
- A very simple UART implementation in MyHDL☆17Aug 21, 2014Updated 12 years ago
- OSVVM project simulation scripts. Scripts are tedious. These scripts simplify the steps to compile your project for simulation☆15Updated this week
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆14Nov 8, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 7 months ago
- ☆19Apr 2, 2020Updated 6 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- mosaicHAT+ GNSS antenna + Raspberry Pi + Touch display + Battery + Case☆34Feb 10, 2021Updated 5 years ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year