miniSpartan6+ (Spartan6) FPGA based MP3 Player
☆28Sep 2, 2019Updated 6 years ago
Alternatives and similar repositories for minispartan6-audio
Users that are interested in minispartan6-audio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCXT port for Xilinx Spartan 6 FPGAs by spark2k06☆13May 21, 2023Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆38Jan 10, 2019Updated 7 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Oscilloscope for the RP2040 - OpenHantek protocol☆20Apr 30, 2026Updated 4 months ago
- Code to support porting MiST cores to other boards.☆49Feb 26, 2026Updated 6 months ago
- This repository contains all labs done as a part of the Embedded Logic and Design course.☆28Jun 10, 2018Updated 8 years ago
- ULA chip for ZX Spectrum☆23Jul 17, 2014Updated 12 years ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- ☆19Jul 5, 2023Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- A bare metal ZX Spectrum emulator for the Raspberry Pi☆21Aug 15, 2024Updated 2 years ago
- Wishbone SATA Controller☆28Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Fixed-point MP3 decoder (RISC-V port)☆112Feb 23, 2024Updated 2 years ago
- Verilog module compatible with Yamaha OPL chips☆66Jul 29, 2026Updated last month
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆90Oct 2, 2019Updated 6 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆31May 10, 2020Updated 6 years ago
- Native (C/C++ SDK) Si5351 library for Raspberry Pi Pico☆16Nov 19, 2023Updated 2 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆78Oct 26, 2016Updated 9 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Revamp / enhancements of the FPGA part of the Firebee project☆12Apr 26, 2014Updated 12 years ago
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆15Jun 5, 2024Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆53Jan 31, 2019Updated 7 years ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- ☆17Aug 26, 2021Updated 5 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Python DVB-T decoder☆21Feb 24, 2016Updated 10 years ago
- USB PD cc pin monitor implemented in a Tang Nano 9K FPGA.☆21Feb 11, 2024Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 11 months ago
- ☆16Mar 27, 2024Updated 2 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago