ultraembedded / minispartan6-audioLinks
miniSpartan6+ (Spartan6) FPGA based MP3 Player
☆27Updated 5 years ago
Alternatives and similar repositories for minispartan6-audio
Users that are interested in minispartan6-audio are comparing it to the libraries listed below
Sorting:
- Portable HyperRAM controller☆55Updated 6 months ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Wishbone controlled I2C controllers☆49Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆57Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆60Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- ☆34Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A complete HDMI transmitter implementation in VHDL☆23Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Master-thesis-final☆19Updated last year
- An attempt to reverse engineer a bitstream made for an AL3-10 FPGA☆15Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- USB serial device (CDC-ACM)☆39Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- I2C Slave Interface (Vhdl)☆24Updated 3 years ago