ultraembedded / minispartan6-audioLinks
miniSpartan6+ (Spartan6) FPGA based MP3 Player
☆27Updated 6 years ago
Alternatives and similar repositories for minispartan6-audio
Users that are interested in minispartan6-audio are comparing it to the libraries listed below
Sorting:
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- ☆34Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆137Updated 6 months ago
- Portable HyperRAM controller☆59Updated 10 months ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA☆82Updated 2 years ago
- MIPI DSI controller☆79Updated 3 years ago
- Wishbone interconnect utilities☆41Updated 8 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 7 months ago
- Demo projects for various Kintex FPGA boards☆62Updated 4 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Master-thesis-final☆19Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Delta Sigma DAC FPGA☆44Updated 7 months ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆23Updated this week
- A complete HDMI transmitter implementation in VHDL☆22Updated 3 months ago
- ☆39Updated 3 years ago