miniSpartan6+ (Spartan6) FPGA based MP3 Player
☆27Sep 2, 2019Updated 6 years ago
Alternatives and similar repositories for minispartan6-audio
Users that are interested in minispartan6-audio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCXT port for Xilinx Spartan 6 FPGAs by spark2k06☆13May 21, 2023Updated 3 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆38Jan 10, 2019Updated 7 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Oscilloscope for the RP2040 - OpenHantek protocol☆18Apr 30, 2026Updated 2 months ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Native (C/C++ SDK) Si5351 library for Raspberry Pi Pico☆16Nov 19, 2023Updated 2 years ago
- Audio controller (I2S, SPDIF, DAC)☆101Sep 1, 2019Updated 6 years ago
- A bare metal ZX Spectrum emulator for the Raspberry Pi☆21Aug 15, 2024Updated last year
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last week
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- FastDosbox from http://gaming.capsule-sa.co.za☆11Feb 18, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆89Oct 2, 2019Updated 6 years ago
- USB serial device (CDC-ACM)☆48Jun 28, 2020Updated 6 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 6 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆75Oct 26, 2016Updated 9 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Revamp / enhancements of the FPGA part of the Firebee project☆12Apr 26, 2014Updated 12 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆62Nov 30, 2022Updated 3 years ago
- Using the TinyFPGA BX USB code in user designs☆53Jan 31, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- USB PD cc pin monitor implemented in a Tang Nano 9K FPGA.☆21Feb 11, 2024Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆29Sep 4, 2025Updated 10 months ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- ULPI Link Wrapper (USB Phy Interface)☆38May 3, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆14Jan 5, 2018Updated 8 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 6 years ago
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆16Jan 14, 2021Updated 5 years ago
- Sinclair ZX Spectrum 48k and 128k on an Altera DE1 FPGA board☆44Jan 13, 2016Updated 10 years ago
- PXE booting for people in a hurry.☆12Feb 12, 2016Updated 10 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 5 years ago