Alternatives and similar repositories for minispartan6-audio

Users that are interested in minispartan6-audio are comparing it to the libraries listed below

• ultraembedded / core_usb_sniffer

  View on GitHub
  USB capture IP
  ☆25Jun 6, 2020Updated 5 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆31Oct 31, 2021Updated 4 years ago
• ultraembedded / ecpix-5

  View on GitHub
  Projects for the ECPiX-5 - a ECP5 FPGA board.
  ☆14Jul 5, 2020Updated 5 years ago
• dgatf / oscilloscope_rp2040

  View on GitHub
  Oscilloscope for the RP2040 - OpenHantek protocol
  ☆13Oct 28, 2025Updated 3 months ago
• spark2k06 / PCXT_Xilinx_Spartan_6

  View on GitHub
  PCXT port for Xilinx Spartan 6 FPGAs by spark2k06
  ☆13May 21, 2023Updated 2 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆24Oct 16, 2025Updated 3 months ago
• BellssGit / FPGA-SDR-FM-RADIO

  View on GitHub
  FPGA based FM radio with traditional IF architecture and digital IQ demodulation
  ☆22Oct 1, 2024Updated last year
• ultraembedded / core_audio

  View on GitHub
  Audio controller (I2S, SPDIF, DAC)
  ☆94Sep 1, 2019Updated 6 years ago
• kingyoPiyo / Tang-Nano_MIDI_Sounder

  View on GitHub
  Simple MIDI Sounder with TFT Display
  ☆21Feb 18, 2021Updated 4 years ago
• yedk / arm_cortex_m0_xillinx

  View on GitHub
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13May 28, 2019Updated 6 years ago
• elehobica / pico_spdif_recorder

  View on GitHub
  S/PDIF recorder to WAV on microSD card for Raspberry Pi Pico series
  ☆21Jan 28, 2026Updated 2 weeks ago
• bg6jji / si4732Radio

  View on GitHub
  ☆17Aug 26, 2021Updated 4 years ago
• cterrill26 / FPGA_AudioVisualizer

  View on GitHub
  Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…
  ☆19Jul 10, 2020Updated 5 years ago
• FrankBoesing / Teensy3-SPDIF

  View on GitHub
  SPDIF-Output for Teensy Audio-Library
  ☆19Aug 24, 2015Updated 10 years ago
• doraemoncito / zx-raspberry

  View on GitHub
  A bare metal ZX Spectrum emulator for the Raspberry Pi
  ☆21Aug 15, 2024Updated last year
• ultraembedded / core_spiflash

  View on GitHub
  SPI-Flash XIP Interface (Verilog)
  ☆48Oct 24, 2021Updated 4 years ago
• ultraembedded / core_usb_uart

  View on GitHub
  USB serial device (CDC-ACM)
  ☆44Jun 28, 2020Updated 5 years ago
• charkster / usb_pd_monitor

  View on GitHub
  USB PD cc pin monitor implemented in a Tang Nano 9K FPGA.
  ☆19Feb 11, 2024Updated 2 years ago
• robinsonb5 / DeMiSTify

  View on GitHub
  Code to support porting MiST cores to other boards.
  ☆47Apr 19, 2025Updated 9 months ago
• freecores / ethmac

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆83Oct 2, 2019Updated 6 years ago
• freecores / zx_ula

  View on GitHub
  ULA chip for ZX Spectrum
  ☆20Jul 17, 2014Updated 11 years ago
• lawrie / tiny_usb_examples

  View on GitHub
  Using the TinyFPGA BX USB code in user designs
  ☆52Jan 31, 2019Updated 7 years ago
• sarthak268 / Embedded_Logic_and_Design

  View on GitHub
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆26Jun 10, 2018Updated 7 years ago
• ultraembedded / core_ulpi_wrapper

  View on GitHub
  ULPI Link Wrapper (USB Phy Interface)
  ☆34May 3, 2020Updated 5 years ago
• jotego / jtopl

  View on GitHub
  Verilog module compatible with Yamaha OPL chips
  ☆63Jan 6, 2025Updated last year
• ultraembedded / libhelix-mp3

  View on GitHub
  Fixed-point MP3 decoder (RISC-V port)
  ☆107Feb 23, 2024Updated last year
• ecilasun / NekoIchi

  View on GitHub
  A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board
  ☆33Jun 30, 2021Updated 4 years ago
• ultraembedded / riscv_sbc

  View on GitHub
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆30May 10, 2020Updated 5 years ago
• luigifcruz / PyRadio

  View on GitHub
  🤓 Python Scripts for WBFM and AM demodulation. Accelerated with #cuSignal and Numba.
  ☆42Feb 21, 2022Updated 3 years ago
• ultraembedded / core_dbg_bridge

  View on GitHub
  UART -> AXI Bridge
  ☆71Jul 1, 2021Updated 4 years ago
• UndernetIRC / cservice-web

  View on GitHub
  Web pages for Undernet CService
  ☆11Oct 19, 2025Updated 3 months ago
• ultraembedded / core_usb_cdc

  View on GitHub
  Basic USB-CDC device core (Verilog)
  ☆86May 15, 2021Updated 4 years ago
• BitOpenFPGA / OpenICE

  View on GitHub
  OpenFPGA ICE40UP5K
  ☆35Aug 8, 2020Updated 5 years ago
• shreeve / picousb

  View on GitHub
  A smaller than tiny USB Host library for the Raspberry Pi Pico/W
  ☆40Jan 2, 2026Updated last month
• mihir8181 / VerilogHDL-Codes

  View on GitHub
  Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
  ☆40May 10, 2019Updated 6 years ago
• reinitd / auto-pico-ducky

  View on GitHub
  Automatically turns your RPI Pico into a bad usb. The pico-ducky is from dbisu.
  ☆11May 28, 2024Updated last year
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• ultraembedded / core_jpeg_decoder

  View on GitHub
  HW JPEG decoder wrapper with AXI-4 DMA
  ☆37Oct 25, 2020Updated 5 years ago
• astranome / Astra_S9_FPGA

  View on GitHub
  Astra_S9_FPGA is a Powerful DevBoard from used Antminer S9 Control Board
  ☆50Sep 24, 2025Updated 4 months ago