ultraembedded / minispartan6-audioLinks
miniSpartan6+ (Spartan6) FPGA based MP3 Player
☆27Updated 5 years ago
Alternatives and similar repositories for minispartan6-audio
Users that are interested in minispartan6-audio are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- Collection of projects for various FPGA development boards☆44Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- ☆34Updated last year
- Portable HyperRAM controller☆55Updated 5 months ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- I2C Slave Interface (Vhdl)☆24Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- A complete HDMI transmitter implementation in VHDL☆23Updated 4 months ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago