USB2.0 Device Controller IP Core
☆21Aug 18, 2023Updated 3 years ago
Alternatives and similar repositories for Open-USB2.0-Device-Controller
Users that are interested in Open-USB2.0-Device-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆16Jan 13, 2015Updated 11 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆33Dec 31, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- USB2.0 Verilog☆20Apr 21, 2019Updated 7 years ago
- ☆16Oct 5, 2026Updated 3 weeks ago
- USB 2.0 Device IP Core☆76Oct 1, 2017Updated 9 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated 2 months ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆26Sep 10, 2026Updated last month
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 7 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆21Jan 9, 2022Updated 4 years ago
- ☆28Jun 21, 2024Updated 2 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆42Jan 2, 2024Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 3 years ago
- ☆11Nov 22, 2025Updated 11 months ago
- RISC-V Integration for PYNQ☆12Apr 10, 2020Updated 6 years ago
- SPIREG - SPI slave logic for register access☆11Nov 12, 2025Updated 11 months ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- ☆25Mar 19, 2021Updated 5 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆39May 3, 2020Updated 6 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- AXI-Stream USB 2.0 HS Device Bridge (Verilog)☆17Apr 17, 2025Updated last year
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 4 months ago
- ☆11Jun 28, 2020Updated 6 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago