USB2.0 Device Controller IP Core
☆16Aug 18, 2023Updated 2 years ago
Alternatives and similar repositories for Open-USB2.0-Device-Controller
Users that are interested in Open-USB2.0-Device-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- USB 1.1 Host and Function IP core☆26Jul 17, 2014Updated 11 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 6 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 12 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 3 months ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Generates intermediate tensor outputs for tflite☆15Apr 12, 2019Updated 7 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 5 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20May 16, 2026Updated last week
- ☆11Jun 28, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- ☆11Nov 22, 2025Updated 6 months ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- I2C Master and Slave☆39Jul 15, 2015Updated 10 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- A Simple Baseline for Object Detection☆55Oct 14, 2021Updated 4 years ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago