Zeba-Xie / Open-USB2.0-Device-ControllerLinks
USB2.0 Device Controller IP Core
☆13Updated 2 years ago
Alternatives and similar repositories for Open-USB2.0-Device-Controller
Users that are interested in Open-USB2.0-Device-Controller are comparing it to the libraries listed below
Sorting:
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- USB2.0 Verilog☆18Updated 6 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- ☆16Updated 6 years ago
- ☆36Updated 10 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- QSPI for SoC☆22Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆25Updated last year
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆35Updated last year
- Video Stream Scaler☆40Updated 11 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆132Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆24Updated 2 years ago