Zeba-Xie / Open-USB2.0-Device-ControllerLinks
USB2.0 Device Controller IP Core
☆11Updated last year
Alternatives and similar repositories for Open-USB2.0-Device-Controller
Users that are interested in Open-USB2.0-Device-Controller are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆16Updated 6 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- QSPI for SoC☆22Updated 5 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆14Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- AXI-4 RAM Tester Component☆17Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- ☆14Updated 5 years ago
- USB2.0 Verilog☆17Updated 6 years ago
- Demosaic (Bilinear)☆9Updated 10 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆38Updated 2 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- ☆20Updated 2 years ago