USB2.0 Device Controller IP Core
☆16Aug 18, 2023Updated 2 years ago
Alternatives and similar repositories for Open-USB2.0-Device-Controller
Users that are interested in Open-USB2.0-Device-Controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 5 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆32Dec 31, 2022Updated 3 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆37Jan 2, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ULPI Link Wrapper (USB Phy Interface)☆37May 3, 2020Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆30Oct 3, 2023Updated 2 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 12 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 4 months ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Computer Architecture UIUC SP 2018☆15May 4, 2018Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆17Apr 17, 2021Updated 5 years ago
- Super Audio CD ISO-Image decoder addon☆17Apr 18, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- open cv software isp study☆18Nov 9, 2020Updated 5 years ago
- ☆16May 6, 2026Updated last month
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20Jun 3, 2026Updated last week
- 基于多智能体LLM的中文金融交易框架 - TradingAgents中文增强版☆58Updated this week
- 简单易用的微信小程序倒计时库☆15May 15, 2018Updated 8 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆14Nov 4, 2022Updated 3 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 10 months ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆18Aug 3, 2021Updated 4 years ago
- I2C Master and Slave☆40Jul 15, 2015Updated 10 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago