Zeba-Xie / Open-USB2.0-Device-ControllerLinks
USB2.0 Device Controller IP Core
☆13Updated 2 years ago
Alternatives and similar repositories for Open-USB2.0-Device-Controller
Users that are interested in Open-USB2.0-Device-Controller are comparing it to the libraries listed below
Sorting:
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- USB2.0 Verilog☆18Updated 6 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 4 years ago
- ☆16Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆75Updated last year
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- ☆37Updated 10 years ago
- QSPI for SoC☆23Updated 5 years ago
- USB 2.0 Device IP Core☆69Updated 8 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆26Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆14Updated 6 years ago
- Video Stream Scaler☆40Updated 11 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Matrix Multiplication in Hardware☆16Updated 5 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆27Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆33Updated last year
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 4 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago