USB2.0 Device Controller IP Core
☆14Aug 18, 2023Updated 2 years ago
Alternatives and similar repositories for Open-USB2.0-Device-Controller
Users that are interested in Open-USB2.0-Device-Controller are comparing it to the libraries listed below
Sorting:
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- open cv software isp study☆17Nov 9, 2020Updated 5 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆31Dec 31, 2022Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- Spinbox extension for customtkinter (add-on)☆10Jun 4, 2024Updated last year
- I2C Master and Slave☆38Jul 15, 2015Updated 10 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 11 months ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Digital oscilloscope based on stm32☆11Jan 9, 2023Updated 3 years ago
- MathWorks-Excellence-in-Innovation/projects/Behavioral Modelling of Phase-Locked Loop using Deep Learning Techniques/☆10Feb 4, 2022Updated 4 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- OpenPixelOSD — Open-source OSD. Designed for analog FPV systems. Focused on maximum flexibility, customization, and zero compromises — no…☆36Dec 13, 2025Updated 2 months ago
- MBD FOC control using a SMO observer based on microchip model.☆10Apr 28, 2023Updated 2 years ago
- ☆11Sep 26, 2023Updated 2 years ago
- PlutoSDR GNURadio WFM stereo demodulation, and using PlutoSDR as standalone radio with customised Firmware☆13Feb 18, 2021Updated 5 years ago
- ☆11Nov 22, 2025Updated 3 months ago
- HTTP 1.1 and 2.0 asynchronous client and server for Netty☆13Mar 11, 2023Updated 2 years ago
- 便于移植的makefile模板☆11May 2, 2019Updated 6 years ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- ☆14Jun 28, 2022Updated 3 years ago
- Simple IIO FM Radio receive example☆16Feb 23, 2026Updated last week
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- ☆12May 15, 2020Updated 5 years ago
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- SSLsplit for OpenWRT. Makefile + Sources☆12May 6, 2020Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆12Jul 3, 2025Updated 8 months ago