ramanmangla / Digital-Audio-EqualizerLinks
Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.
☆13Updated 5 years ago
Alternatives and similar repositories for Digital-Audio-Equalizer
Users that are interested in Digital-Audio-Equalizer are comparing it to the libraries listed below
Sorting:
- AXI4-Stream FIR filter IP☆18Updated 2 years ago
- A set of audio processing functions implemented by FPGA☆29Updated 3 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 5 years ago
- Realtime audio DSP on the ZyBo☆9Updated 9 years ago
- FIR filter implementation☆27Updated 5 years ago
- USB serial device (CDC-ACM)☆39Updated 5 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- ☆13Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- Audio Signal Processing SoC☆18Updated 7 years ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- USB2.0 Device Controller IP Core☆12Updated last year
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆11Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- FPGA-based FFT audio spectrum analyzer☆22Updated 7 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 2 years ago
- MIPI DSI controller☆76Updated 3 years ago
- Delta Sigma DAC FPGA☆42Updated 4 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- USB capture IP☆21Updated 5 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆31Updated 8 years ago
- A series of CORDIC related projects☆110Updated 8 months ago
- Python script for controlling the debug-jtag port of riscv cores☆14Updated 4 years ago