Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.
☆12Aug 9, 2019Updated 7 years ago
Alternatives and similar repositories for Digital-Audio-Equalizer
Users that are interested in Digital-Audio-Equalizer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 7 years ago
- Cheapest UAC2 using STM32F407+USB3300☆21Feb 26, 2025Updated last year
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- a USB2 highspeed device core, written in amaranth HDL☆53Sep 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- A driver for the XPT2046 touchScreen driver for STM32.☆13Dec 4, 2021Updated 4 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- USB capture IP☆27Jun 6, 2020Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆32Mar 4, 2023Updated 3 years ago
- Interfacing OV7670 Camera module to miniSpartan6+☆12Feb 11, 2015Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- Super Audio CD ISO-Image decoder addon☆20Sep 30, 2026Updated 2 weeks ago
- All quizzes and assignment solutions from the Google Project Management: Professional Certificate are included in this repository. Additi…☆23Jan 9, 2025Updated last year
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A resource-efficient VHDL-based framework for deploying CNNs and Feedforward Networks on FPGAs, featuring core modules, MNIST examples, a…☆17Mar 10, 2026Updated 7 months ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- AXI4-Stream FIR filter IP☆20Nov 4, 2022Updated 3 years ago
- Simulation projects on VLSI design.☆21Apr 6, 2021Updated 5 years ago
- A set of audio processing functions implemented by FPGA☆30Sep 28, 2021Updated 5 years ago
- Cap'n Proto RPC in pure Java☆13Nov 21, 2025Updated 10 months ago
- ☆11Jun 26, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 一个基于 TradingAgents 多智能体量化分析框架的现代化 Web 版本，同时支持美股、港股和A股☆16Sep 11, 2026Updated last month
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 8 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 5 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- A book detailing how to build command line applications in Rust☆13Mar 25, 2018Updated 8 years ago
- CHEAPEST USB ASYNC AUDIO USING STM32F401RB☆29Mar 17, 2024Updated 2 years ago
- divide-and-conquer eigenvalues algorithm for symmetric tridiagonal matrix, designed by Cuppen☆17Mar 1, 2020Updated 6 years ago