ramanmangla / Digital-Audio-EqualizerLinks
Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.
☆12Updated 6 years ago
Alternatives and similar repositories for Digital-Audio-Equalizer
Users that are interested in Digital-Audio-Equalizer are comparing it to the libraries listed below
Sorting:
- AXI4-Stream FIR filter IP☆18Updated 3 years ago
- A set of audio processing functions implemented by FPGA☆29Updated 4 years ago
- FIR filter implementation☆29Updated 5 years ago
- ☆13Updated 6 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆18Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- Audio Signal Processing SoC☆20Updated 7 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- Realtime audio DSP on the ZyBo☆10Updated 9 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- design of LMS adaptive 4-tap FIR filter using Distributed Arithmetic architecture in verilog☆10Updated 3 years ago
- FPGA-based FFT audio spectrum analyzer☆22Updated 8 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- Student project for using audio on the DE2-115 FPGA development board.☆27Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- VHDL Modules☆24Updated 10 years ago
- Delta Sigma DAC FPGA☆45Updated 10 months ago
- USB Full Speed PHY☆48Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- A series of CORDIC related projects☆120Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- Fusesoc compatible rtl cores☆15Updated 3 years ago
- USB capture IP☆23Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago