Configurable low-precision floating-point and microscaling hardware in Chisel
☆13Oct 22, 2026Updated 2 weeks ago
Alternatives and similar repositories for MxGen
Users that are interested in MxGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Oct 29, 2026Updated last week
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆39Mar 28, 2026Updated 7 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆72Updated this week
- ☆14May 7, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Updated this week
- Agile Hardware Design Course☆35Updated this week
- ☆18Mar 11, 2026Updated 7 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- HARC: verification language compiler, sister to ARCH☆14Updated this week
- ☆17Jul 6, 2026Updated 4 months ago
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- ☆40Oct 30, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- RTLMeter benchmark suite☆34Updated this week
- Using e-graphs for logic synthesis (ICCAD'25)☆38Aug 28, 2026Updated 2 months ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆14Aug 17, 2026Updated 2 months ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- ☆17Aug 26, 2025Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆49Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Oct 12, 2026Updated 3 weeks ago
- Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26☆13Dec 22, 2025Updated 10 months ago
- MLIR-in as a compiler stack for ucb-bar☆22Updated this week
- ☆11Jun 21, 2016Updated 10 years ago
- ☆23Sep 28, 2026Updated last month
- MX Systolic Arrays on FPGAs☆14Oct 26, 2026Updated last week
- Digital logic benchmark suite☆96Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- ☆28Dec 4, 2025Updated 11 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆17Jul 1, 2025Updated last year
- ARCH hardware description language and compiler☆79Updated this week
- ☆22May 8, 2025Updated last year
- TAIDL: Tensor Accelerator ISA Definition Language☆25Updated this week
- ☆32Nov 2, 2025Updated last year
- Autocomp: Optimize any AI kernel, anywhere.☆152Jul 11, 2026Updated 3 months ago
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago