A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers
☆10Jan 2, 2026Updated 10 months ago
Alternatives and similar repositories for MBT_LFSR
Users that are interested in MBT_LFSR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Jul 9, 2025Updated last year
- ☆14Dec 9, 2025Updated 11 months ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- AI hardware engineer☆13Updated this week
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Digital IC design and vlsi notes☆16Jun 24, 2020Updated 6 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- CVA6 softcore contest☆27Nov 5, 2026Updated last week
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 30, 2026Updated 2 weeks ago
- ☆22Oct 20, 2025Updated last year
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- An inhouse RISC-V 32-bits CPU☆22Updated this week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆55Jul 11, 2025Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆28Apr 29, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 3 weeks ago
- ☆20Oct 12, 2026Updated last month
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Nov 3, 2026Updated last week
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆22Jul 4, 2026Updated 4 months ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- A framework for FPGA emulation of mixed-signal systems☆41Jul 28, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆40Aug 25, 2026Updated 2 months ago
- FPGA ringoscillator for random number generation☆12Dec 22, 2025Updated 10 months ago
- ☆31Mar 22, 2026Updated 7 months ago
- ☆25Aug 9, 2026Updated 3 months ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- Multichannel RF Reference Architecture (MRFRA) code, utilities, and documentation using USRP SDR☆14Aug 15, 2022Updated 4 years ago
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Nov 7, 2026Updated last week
- ☆11Nov 14, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15May 24, 2025Updated last year
- SerDes validation framework with advanced visualization, multi-protocol support (USB4, PCIe, Ethernet), and interactive dashboards. Produ…☆13Jul 28, 2025Updated last year
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 10 months ago
- Examples of analog circuit design with sEKV for the open source IHP 130nm technology☆33Jun 5, 2025Updated last year
- Automatic generation of real number models from analog circuits☆51Apr 2, 2024Updated 2 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 9 months ago
- ☆13May 8, 2022Updated 4 years ago
Are these results useful?