mec-UMN / HISIMLinks
HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-logic architectures across 2D, 2.5D, 3D and 3.5D integration
☆36Updated 2 months ago
Alternatives and similar repositories for HISIM
Users that are interested in HISIM are comparing it to the libraries listed below
Sorting:
- ☆32Updated this week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A list of our chiplet simulaters☆32Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆41Updated 11 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆16Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 3 months ago
- ☆53Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Processing in Memory Emulation☆20Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆12Updated this week
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 10 months ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆36Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆16Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago