mec-UMN / HISIMLinks
HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-logic architectures across 2D, 2.5D, 3D and 3.5D integration
☆50Updated 6 months ago
Alternatives and similar repositories for HISIM
Users that are interested in HISIM are comparing it to the libraries listed below
Sorting:
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- ☆44Updated 4 months ago
- ☆66Updated last week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- ☆47Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆93Updated 5 months ago
- A list of our chiplet simulaters☆41Updated 3 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆65Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆64Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- ☆59Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆38Updated 2 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆40Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- An integrated CGRA design framework☆91Updated 6 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 months ago