mec-UMN / HISIM
☆12Updated last week
Related projects: ⓘ
- A list of our chiplet simulaters☆18Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆30Updated 5 months ago
- The open-sourced version of BOOM-Explorer☆31Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆28Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆50Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆17Updated last year
- ☆32Updated 2 months ago
- An integrated CGRA design framework☆82Updated 9 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆18Updated 9 months ago
- ☆14Updated 5 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆47Updated 2 weeks ago
- ☆20Updated 3 years ago
- ☆47Updated 8 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆43Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆28Updated 3 months ago
- ☆29Updated 11 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆72Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- The first version of TritonPart☆18Updated 8 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆15Updated 2 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆65Updated last year
- ☆38Updated last week
- MICRO22 artifact evaluation for Sparseloop☆34Updated 2 years ago
- eyeriss-chisel3☆35Updated 2 years ago
- 关于移植模型至gemmini的文档☆12Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆16Updated 10 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆19Updated 3 years ago
- ☆32Updated 2 months ago