mec-UMN / HISIM
HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-logic architectures across 2D, 2.5D, 3D and 3.5D integration
☆18Updated last week
Related projects ⓘ
Alternatives and complementary repositories for HISIM
- A list of our chiplet simulaters☆21Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆20Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆32Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆37Updated 4 months ago
- An integrated CGRA design framework☆83Updated last week
- Dataset for ML-guided Accelerator Design☆31Updated this week
- ☆23Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- ☆34Updated 4 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated this week
- ☆38Updated 2 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆76Updated 3 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- HotSpot v7.0 is an accurate and fast thermal model suitable for use in architectural studies.☆86Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- ☆45Updated 2 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆54Updated 7 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- ☆36Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- ☆29Updated last year