A configurable SRAM generator
☆65Jun 28, 2026Updated last week
Alternatives and similar repositories for sram22
Users that are interested in sram22 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SKY130 SRAM macros generated by SRAM 22☆22May 7, 2026Updated 2 months ago
- ☆16Jan 25, 2026Updated 5 months ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- ☆12Dec 22, 2020Updated 5 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆48Feb 11, 2026Updated 4 months ago
- Project Peppercorn GateMate Test Cases☆17Feb 25, 2026Updated 4 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Jul 1, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- ☆33Jan 7, 2025Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆14Jun 12, 2024Updated 2 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- ☆39Jul 11, 2022Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆172Nov 10, 2025Updated 7 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- SRAM Design using OpenSource Applications☆25Jul 16, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 3 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆323Mar 6, 2026Updated 4 months ago
- ☆14Aug 27, 2020Updated 5 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆20Jun 16, 2022Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Analyze experimental data with Programming by Navigation☆17Jul 1, 2026Updated last week
- ☆129May 11, 2023Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆39Nov 14, 2024Updated last year
- A fault-injection framework using Chisel and FIRRTL☆39Sep 17, 2025Updated 9 months ago
- ☆13Jan 25, 2023Updated 3 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated last month
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- CATCH 1.0, Initial full release of CATCH cost model.☆18Mar 3, 2026Updated 4 months ago