tgrogers / ece695-2021Links
Programming and Assignment Material for ECE 695
☆17Updated 4 years ago
Alternatives and similar repositories for ece695-2021
Users that are interested in ece695-2021 are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆67Updated last week
- ☆118Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 9 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ☆52Updated last month
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆39Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆45Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 9 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆178Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 6 months ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆81Updated 8 months ago
- Research about dataflow architecture☆12Updated 2 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆66Updated 2 months ago
- Processing-In-Memory (PIM) Simulator☆215Updated last year
- ☆48Updated 4 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆54Updated last year
- Allo Accelerator Design and Programming Framework☆318Updated this week
- ☆163Updated 11 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆52Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 3 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆82Updated 4 months ago