WangYaohuii / CXL-SSD-Sim
A Full-System Simulator for CXL-Based SSD Memory System
☆19Updated 3 months ago
Alternatives and similar repositories for CXL-SSD-Sim:
Users that are interested in CXL-SSD-Sim are comparing it to the libraries listed below
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆34Updated 8 months ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆63Updated 3 weeks ago
- ☆26Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆18Updated last month
- ☆66Updated 4 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆32Updated 2 weeks ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆12Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆21Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 weeks ago
- ☆68Updated last year
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆45Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆46Updated 3 weeks ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- An FPGA-based full-stack in-storage computing system.☆37Updated 4 years ago
- ☆71Updated 4 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆27Updated last year
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 2 months ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆10Updated 4 months ago
- ☆23Updated 4 months ago
- ☆30Updated 4 years ago
- ☆36Updated last year
- ☆17Updated 10 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago