WangYaohuii / CXL-SSD-SimView external linksLinks
A Full-System Simulator for CXL-Based SSD Memory System
☆39Dec 24, 2024Updated last year
Alternatives and similar repositories for CXL-SSD-Sim
Users that are interested in CXL-SSD-Sim are comparing it to the libraries listed below
Sorting:
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆127Jan 12, 2026Updated last month
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- A Cycle-level simulator for M2NDP☆33Aug 14, 2025Updated 6 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆124May 3, 2025Updated 9 months ago
- Processing in Memory Emulation☆23Feb 24, 2023Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆38Jul 20, 2024Updated last year
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆24May 16, 2023Updated 2 years ago
- [PACT'24] GraNNDis. A fast and unified distributed graph neural network (GNN) training framework for both full-batch (full-graph) and min…☆10Aug 13, 2024Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆32Mar 8, 2025Updated 11 months ago
- ☆14Feb 2, 2026Updated last week
- ☆17Oct 15, 2023Updated 2 years ago
- (elastic) cuckoo hashing☆15Jun 20, 2020Updated 5 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆13Aug 23, 2024Updated last year
- ☆11Jul 2, 2024Updated last year
- [DATE 2023] Pipe-BD: Pipelined Parallel Blockwise Distillation☆12Jul 13, 2023Updated 2 years ago
- ☆16Mar 8, 2025Updated 11 months ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Nov 6, 2025Updated 3 months ago
- A set of tools that automate the execution of scarab simulations☆19Feb 8, 2026Updated last week
- [HPCA'24] Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System☆52Jul 21, 2025Updated 6 months ago
- ☆76May 30, 2023Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- Tigon: A Distributed Database for a CXL Pod [OSDI '25]☆45Nov 25, 2025Updated 2 months ago
- Peak sidelobe (PSL) level of binary sequences research kit. Mirror of gitlab repo: https://gitlab.com/Gluttton/PslRK .☆15Apr 15, 2023Updated 2 years ago
- ☆34Jul 18, 2025Updated 6 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Oct 18, 2025Updated 3 months ago
- ☆15Jul 23, 2025Updated 6 months ago
- ☆11May 8, 2025Updated 9 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- su su su supernova☆25Jan 9, 2025Updated last year
- ☆166Feb 1, 2025Updated last year
- ☆16Aug 20, 2024Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆186Jan 8, 2026Updated last month
- ☆19Nov 21, 2022Updated 3 years ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 2 years ago
- Zone Translation Layer User-space Library☆21Sep 15, 2023Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆190Updated this week
- CXLMemSim: A pure software simulated CXL.mem for performance characterization☆696Feb 3, 2026Updated last week