Systems-ShiftLab / MultiPIMLinks
MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
☆55Updated 4 years ago
Alternatives and similar repositories for MultiPIM
Users that are interested in MultiPIM are comparing it to the libraries listed below
Sorting:
- ☆68Updated 4 years ago
- A Cycle-level simulator for M2NDP☆32Updated 3 months ago
- ☆29Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- PIMeval simulator and PIMbench suite☆39Updated last week
- Processing in Memory Emulation☆22Updated 2 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- ☆155Updated 10 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated last month
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- ☆26Updated 2 years ago
- ☆18Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆111Updated 7 months ago
- ☆49Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆106Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- ☆24Updated 5 years ago
- Heterogenous ML accelerator☆19Updated 6 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆46Updated 4 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆48Updated 3 months ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago