Systems-ShiftLab / MultiPIM
MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
☆51Updated 3 years ago
Alternatives and similar repositories for MultiPIM:
Users that are interested in MultiPIM are comparing it to the libraries listed below
- ☆62Updated 3 years ago
- ☆25Updated 3 years ago
- A Cycle-level simulator for M2NDP☆21Updated last month
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆80Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆31Updated last year
- ☆19Updated last month
- gem5 Tips & Tricks☆65Updated 4 years ago
- ☆17Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆44Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆39Updated 5 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 3 years ago
- NeuPIMs Simulator☆65Updated 6 months ago
- ☆23Updated last year
- ☆23Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 9 months ago
- ☆9Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- ☆48Updated 6 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated 10 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆16Updated last month
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆13Updated 5 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆44Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- ☆12Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆61Updated last year