CMU-SAFARI / MemBenLinks
Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆23Updated 5 years ago
Alternatives and similar repositories for MemBen
Users that are interested in MemBen are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆35Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆61Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated last week
- gem5 Tips & Tricks☆70Updated 5 years ago
- (elastic) cuckoo hashing☆15Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- Tutorial Material from the SST Team☆25Updated 4 months ago
- ☆20Updated 4 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A Cycle-level simulator for M2NDP☆32Updated 4 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- ☆108Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆31Updated 2 years ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated 11 months ago
- ☆34Updated 5 years ago