CMU-SAFARI / MemBenLinks
Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆22Updated 5 years ago
Alternatives and similar repositories for MemBen
Users that are interested in MemBen are comparing it to the libraries listed below
Sorting:
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Cycle-level simulator for M2NDP☆32Updated 3 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated last month
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Updated 7 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- ☆68Updated 4 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆30Updated 8 months ago
- A Full-System Simulator for CXL-Based SSD Memory System☆34Updated 11 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated last month
- ☆20Updated 4 years ago
- Tutorial Material from the SST Team☆25Updated 3 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 2 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- ☆107Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆18Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆26Updated 2 years ago
- ☆13Updated 6 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago