CMU-SAFARI / MemBen
Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆19Updated 4 years ago
Alternatives and similar repositories for MemBen:
Users that are interested in MemBen are comparing it to the libraries listed below
- ☆19Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆18Updated 5 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 10 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆13Updated 9 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated 2 months ago
- A Cycle-level simulator for M2NDP☆23Updated 2 months ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆32Updated this week
- ☆13Updated 9 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆26Updated 2 months ago
- Tutorial Material from the SST Team☆19Updated 9 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- ☆24Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago