CMU-SAFARI / MemBenLinks
Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆22Updated 4 years ago
Alternatives and similar repositories for MemBen
Users that are interested in MemBen are comparing it to the libraries listed below
Sorting:
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆13Updated last year
- A Full-System Simulator for CXL-Based SSD Memory System☆32Updated 9 months ago
- A Cycle-level simulator for M2NDP☆30Updated last month
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆50Updated this week
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆38Updated 2 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆26Updated 2 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- ☆65Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆19Updated 4 years ago
- Tutorial Material from the SST Team☆23Updated last month
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆29Updated 6 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated 3 weeks ago
- Gem5 with PCI Express integrated.☆21Updated 7 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆25Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 8 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago