CMU-SAFARI / MemBen
Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆21Updated 4 years ago
Alternatives and similar repositories for MemBen:
Users that are interested in MemBen are comparing it to the libraries listed below
- ☆19Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 weeks ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆54Updated 5 years ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- Tutorial Material from the SST Team☆19Updated 11 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 2 months ago
- ☆12Updated 2 years ago
- ☆20Updated 2 years ago
- ☆18Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- ☆9Updated 3 years ago
- ☆66Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆19Updated 3 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- ☆25Updated last year
- ☆91Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆36Updated last month