CMU-SAFARI / MemBenLinks
Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 paper: Ghose et al., "Demystifying Complex Workload-DRAM Interactions: An Experimental Study" at https://arxiv.org/pdf/1902.07609.pdf.
☆22Updated 4 years ago
Alternatives and similar repositories for MemBen
Users that are interested in MemBen are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated last month
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 10 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆39Updated 3 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆65Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆28Updated 5 months ago
- ☆20Updated 5 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- This is where gem5 based DRAM cache models live.☆17Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆19Updated 4 years ago
- A Cycle-level simulator for M2NDP☆28Updated last month
- ☆20Updated 2 years ago
- ☆25Updated last year
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 4 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆20Updated 3 months ago
- Tutorial Material from the SST Team☆20Updated 2 weeks ago