Alternatives and similar repositories for qATG:

Users that are interested in qATG are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆12Updated 2 months ago
• yutongshen / RISC-V_SoC
  ☆35Updated last year
• msoeken / kitty
  C++ truth table library
  ☆51Updated 10 months ago
• DVLab-NTU / qsyn
  A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits
  ☆183Updated last week
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆9Updated last year
• gmeuli / caterpillar
  ☆23Updated 4 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆38Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆221Updated 4 months ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆18Updated 6 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆192Updated 10 months ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆26Updated last year
• daitoto / EDA-wiki
  EDA wiki
  ☆51Updated last year
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated last week
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 7 months ago
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 3 years ago
• NamiLiy / Helios_scalable_QEC
  FPGA implementation of distributed union find algorithm
  ☆17Updated 4 months ago
• The-OpenROAD-Project / asap5
  ☆21Updated last year
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆20Updated 3 years ago
• clin99 / awesome-eda
  ☆91Updated 5 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆72Updated 9 months ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆40Updated 4 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆44Updated last month
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆90Updated 4 years ago
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆33Updated 4 months ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆20Updated last week
• parallella / openeda
  Open source EDA chip design flow
  ☆50Updated 7 years ago
• dpretet / friscv
  RISCV CPU implementation in SystemVerilog
  ☆23Updated 4 months ago
• momalab / CoPHEE
  CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.
  ☆30Updated last year