NTU-LaDS-II / qATGLinks
An open-source quantum automatic test generator.
☆14Updated 2 months ago
Alternatives and similar repositories for qATG
Users that are interested in qATG are comparing it to the libraries listed below
Sorting:
- Logic Synthesis and Verification: Programming Assignments☆13Updated 8 months ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆14Updated 7 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆47Updated 4 years ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 4 years ago
- demo on simple channel router☆13Updated 6 years ago
- EDA wiki☆53Updated 2 years ago
- ☆38Updated 2 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- A Python library for working with logic networks, synthesis, and optimization.☆65Updated last week
- Simple 3-stage pipeline RISC-V processor☆140Updated last week
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- C++ truth table library☆59Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆32Updated last year
- A standalone structural (gate-level) verilog parser☆38Updated last month
- C++ library to create and read GDSII file☆22Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆93Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- An open multiple patterning framework☆79Updated last year
- ☆16Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- A circuit toolkit☆105Updated 5 years ago
- ☆15Updated 4 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆129Updated 11 months ago
- Showcase examples for EPFL logic synthesis libraries☆195Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 5 months ago
- Optimization results for superconducting electronic (SCE) circuits☆14Updated last year
- RISCV CPU implementation in SystemVerilog☆29Updated this week
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago