NTU-LaDS-II / qATGLinks
An open-source quantum automatic test generator.
☆15Updated 6 months ago
Alternatives and similar repositories for qATG
Users that are interested in qATG are comparing it to the libraries listed below
Sorting:
- Logic Synthesis and Verification: Programming Assignments☆15Updated 2 weeks ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆35Updated 2 years ago
- Hardware Description Language on FPGA☆10Updated 2 years ago
- ☆40Updated 2 years ago
- Simple 3-stage pipeline RISC-V processor☆143Updated 3 weeks ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Updated 7 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- A Python library for working with logic networks, synthesis, and optimization.☆67Updated this week
- ASIC Design kit for Skywater 130 for use with mflowgen☆13Updated 2 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Updated 4 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆40Updated last week
- A LEF/DEF Utility.☆33Updated 6 years ago
- demo on simple channel router☆13Updated 6 years ago
- Optimization results for superconducting electronic (SCE) circuits☆15Updated 2 years ago
- C++ truth table library☆63Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 6 months ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 8 months ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits☆193Updated last week
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆123Updated this week
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆151Updated last year
- C++ logic network library☆268Updated 2 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 8 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆13Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆61Updated last week
- A circuit toolkit☆106Updated 5 years ago
- C++ library to create and read GDSII file☆23Updated last year
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago