NTU-LaDS-II / qATG
An open-source quantum automatic test generator.
☆14Updated 4 months ago
Alternatives and similar repositories for qATG:
Users that are interested in qATG are comparing it to the libraries listed below
- Logic Synthesis and Verification: Programming Assignments☆12Updated last month
- Hardware Description Language on FPGA☆9Updated last year
- ☆34Updated last year
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆41Updated 4 years ago
- ☆22Updated 4 years ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆26Updated last year
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆100Updated 4 months ago
- A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits☆181Updated last week
- demo on simple channel router☆12Updated 6 years ago
- An open-source design automation framework for Field-coupled Nanotechnologies☆67Updated this week
- Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.☆19Updated 3 years ago
- Simple 3-stage pipeline RISC-V processor☆137Updated 8 months ago
- 實作《自己動手寫CPU》書上的程式碼☆60Updated 6 years ago
- C++ truth table library☆51Updated 9 months ago
- A BDD-based Quantum Circuit Simulator☆18Updated last month
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆12Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 3 months ago
- 伴伴學 RISC-V RV32I Architecture CPU☆25Updated 2 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆29Updated 3 months ago
- Logic synthesis and ABC based optimization☆48Updated last month
- A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L),…☆212Updated 3 weeks ago
- EDA wiki☆51Updated last year
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- ☆36Updated 3 months ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 8 months ago
- ☆33Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- Routing Visualization for Physical Design☆18Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆29Updated last year