Alternatives and similar repositories for qATG

Users that are interested in qATG are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆15Updated 2 weeks ago
• msoeken / cirkit
  A circuit toolkit
  ☆106Updated 5 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆30Updated 3 years ago
• lsils / kitty
  C++ truth table library
  ☆64Updated 5 months ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆64Updated this week
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆67Updated this week
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆54Updated 3 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆17Updated 2 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆75Updated last week
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆38Updated last year
• The-OpenROAD-Project-Attic / ioPlacer
  IO and Pin Placer for Floorplan-Placement Subflow
  ☆23Updated 5 years ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆23Updated 2 years ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆32Updated 2 years ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆34Updated 7 months ago
• Dinistro / circt-stream
  A stream to RTL compiler based on MLIR and CIRCT
  ☆15Updated 3 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆44Updated 2 years ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆143Updated this week
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆36Updated this week
• StanfordVLSI / DaVE
  tools regarding on analog modeling, validation, and generation
  ☆22Updated 2 years ago
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆10Updated 2 years ago
• gmeuli / caterpillar
  ☆28Updated 5 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 4 years ago
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆51Updated 10 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• thesourcerer8 / StdCellLib
  LibreSilicon's Standard Cell Library Generator
  ☆22Updated 2 months ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆35Updated 2 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 7 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆15Updated 9 years ago