Alternatives and similar repositories for qATG

Users that are interested in qATG are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated last week
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆28Updated 5 years ago
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆141Updated last week
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆65Updated this week
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• lsils / kitty
  C++ truth table library
  ☆60Updated last month
• yutongshen / RISC-V_SoC
  ☆38Updated 2 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆28Updated 2 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆47Updated 4 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆197Updated last year
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆14Updated last year
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆251Updated last month
• vsdip / avsddac_3v3_sky130_v2
  ☆17Updated 3 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated last month
• shalan / AD_SAR_ADC
  Digital Standard Cells based SAR ADC
  ☆14Updated 4 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆51Updated 2 years ago
• gmeuli / caterpillar
  ☆27Updated 4 years ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆21Updated 2 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• siliconcompiler / lambdapdk
  Library of open source Process Design Kits (PDKs)
  ☆51Updated last week
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆42Updated 2 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆72Updated 2 weeks ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆14Updated 8 years ago
• delhatch / Red_Tracker
  Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …
  ☆14Updated 7 years ago
• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆101Updated last month
• YosysHQ / yosys-bigsim
  A collection of big designs to run post-synthesis simulations with yosys
  ☆50Updated 9 years ago
• verilog-to-routing / libblifparse
  Parsing library for BLIF netlists
  ☆19Updated 10 months ago