Alternatives and similar repositories for qATG:

Users that are interested in qATG are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆12Updated 3 months ago
• asfhiolNick / NTU_PhysicalDesign_201902
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆8Updated last year
• DVLab-NTU / qsyn
  A C++-based growing software system for synthesizing, optimizing, and verifying quantum circuits
  ☆182Updated last month
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆9Updated last year
• msoeken / kitty
  C++ truth table library
  ☆52Updated last year
• cda-tum / fiction
  An open-source design automation framework for Field-coupled Nanotechnologies
  ☆68Updated this week
• gmeuli / caterpillar
  ☆24Updated 4 years ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆30Updated last year
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆19Updated 6 years ago
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated 3 weeks ago
• lsils / bill
  C++ header-only reasoning library
  ☆13Updated 8 months ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆41Updated 4 years ago
• judefdiv / gdscpp
  C++ library to create and read GDSII file
  ☆22Updated 8 months ago
• zli87 / Integrated_Circuit_Design_Laboratory_IC_Lab
  Integrated Circuit Design Laboratory(IC Lab) at 2019 Fall, NCTU. Final project is a customized 16 bits ISA processor.
  ☆23Updated 3 years ago
• NamiLiy / Helios_scalable_QEC
  FPGA implementation of distributed union find algorithm
  ☆17Updated 2 weeks ago
• yutongshen / RISC-V_SoC
  ☆35Updated last year
• hankshyu / ICLab-2023
  Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)
  ☆112Updated 6 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 5 years ago
• UCLA-VAST / DPQA
  ☆21Updated 10 months ago
• asfhiolNick / NTU_CVSD_202201
  楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)
  ☆29Updated 5 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆50Updated 8 years ago
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆48Updated 2 years ago
• chengyinwu / V3
  An Extensible Framework for Hardware Verification and Debugging
  ☆18Updated 2 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• akilm / Physical-Design
  Physical Design Flow from RTL to GDS using Opensource tools.
  ☆95Updated 4 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆51Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 9 months ago
• efabless / mpw_precheck
  ☆37Updated last month
• Daikon-Sun / Physical-Design-for-Nanometer-ICs
  Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
  ☆39Updated 6 years ago