Alternatives and similar repositories for qATG

Users that are interested in qATG are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated 7 months ago
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆9Updated last year
• gmeuli / caterpillar
  ☆26Updated 4 years ago
• asfhiolNick / NTU_PhysicalDesign_201902
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆8Updated last year
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆140Updated last week
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆32Updated last year
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆31Updated 11 months ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆95Updated 3 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆103Updated 5 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆243Updated last week
• yutongshen / RISC-V_SoC
  ☆38Updated 2 years ago
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆93Updated last month
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• merledu / SIngle-Cycle-RISC-V-In-Verilog
  This repository contains the verilog code files of Single Cycle RISC-V architecture
  ☆37Updated 5 years ago
• levibyte / channel_router
  demo on simple channel router
  ☆13Updated 6 years ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆105Updated this week
• gvsoc / gvsoc
  ☆25Updated this week
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆47Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• delhatch / Red_Tracker
  Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …
  ☆14Updated 7 years ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆63Updated 6 months ago
• masc-ucsc / livehd
  Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
  ☆227Updated this week
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆63Updated this week
• mrc-donato / CHIPKIT-Tutorial
  ☆15Updated 4 years ago
• lsils / kitty
  C++ truth table library
  ☆59Updated last week
• The-OpenROAD-Project / yosys
  Logic synthesis and ABC based optimization
  ☆49Updated this week