Alternatives and similar repositories for qATG

Users that are interested in qATG are comparing it to the libraries listed below

• NTU-ALComLab / LSV-PA
  Logic Synthesis and Verification: Programming Assignments
  ☆13Updated 7 months ago
• asfhiolNick / NTU_PhysicalDesign_201902
  張耀文老師的"奈米積體電路實體設計"作業(Physical Design)
  ☆8Updated last year
• hankshyu / Digital-Design
  Hardware Description Language on FPGA
  ☆9Updated last year
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆16Updated 3 months ago
• judefdiv / gdscpp
  C++ library to create and read GDSII file
  ☆22Updated last year
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆14Updated last year
• lsils / kitty
  C++ truth table library
  ☆57Updated 2 months ago
• gmeuli / caterpillar
  ☆25Updated 4 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆16Updated last year
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆20Updated 4 months ago
• NamiLiy / Helios_scalable_QEC
  FPGA implementation of distributed union find algorithm
  ☆24Updated 3 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆40Updated 3 years ago
• levibyte / channel_router
  demo on simple channel router
  ☆13Updated 6 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated 9 months ago
• PremRL / fix-tcpip-project
  Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.
  ☆16Updated last year
• zeroasiccorp / ebrick-demo
  Demo: how to create a custom EBRICK
  ☆21Updated 8 months ago
• najaeda / naja-verilog
  A standalone structural (gate-level) verilog parser
  ☆37Updated last week
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• The-OpenROAD-Project / TritonMacroPlace
  Macro placement tool for OpenROAD flow
  ☆23Updated 4 years ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆147Updated last week
• ByronHsu / FRAIGs
  C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.
  ☆10Updated 4 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆68Updated this week
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• TinyTapeout / tt-gds-action
  Tiny Tapeout GDS Action (using OpenLane)
  ☆12Updated 3 weeks ago
• eisl-nctu / aquila
  Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.
  ☆32Updated last year
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• fm4dd / gatemate-riscv
  RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga
  ☆12Updated 4 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week