tsung-wei-huang / ece6960-heterogeneous-programmingLinks
Heterogeneous Programming
☆17Updated 2 years ago
Alternatives and similar repositories for ece6960-heterogeneous-programming
Users that are interested in ece6960-heterogeneous-programming are comparing it to the libraries listed below
Sorting:
- Advanced Programming for Computer Design Problems☆17Updated 4 years ago
- Object-Oriented Programming☆12Updated 4 years ago
- Concurrent CPU-GPU Programming using Task Models☆105Updated 6 years ago
- SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism☆34Updated 4 years ago
- EDA wiki☆53Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- A High-performance Cluster Computing Engine☆147Updated 6 years ago
- ILP SAT Detailed Router☆12Updated 5 years ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- ☆41Updated 3 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆167Updated 2 weeks ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆59Updated 3 years ago
- ☆14Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- BLAS implementation for Intel FPGA☆78Updated 5 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆124Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- An open multiple patterning framework☆81Updated last year
- OpenPiton Design Benchmark☆28Updated 2 years ago
- C++ logic network library☆272Updated 3 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Pursuing the best performance of linear solver in circuit simulation☆40Updated 3 weeks ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆32Updated last year
- ☆17Updated 7 years ago
- ☆25Updated last month
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆189Updated 7 months ago