tsung-wei-huang / ece6960-heterogeneous-programmingLinks
Heterogeneous Programming
☆17Updated 2 years ago
Alternatives and similar repositories for ece6960-heterogeneous-programming
Users that are interested in ece6960-heterogeneous-programming are comparing it to the libraries listed below
Sorting:
- Advanced Programming for Computer Design Problems☆17Updated 3 years ago
- Concurrent CPU-GPU Programming using Task Models☆103Updated 5 years ago
- SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism☆34Updated 3 years ago
- A High-performance Cluster Computing Engine☆147Updated 6 years ago
- Object-Oriented Programming☆12Updated 3 years ago
- EDA wiki☆53Updated 2 years ago
- ☆14Updated 4 years ago
- ☆39Updated 2 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆151Updated this week
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- Parallel sparse direct solver for circuit simulation☆45Updated 3 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- ILP SAT Detailed Router☆11Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆9Updated 4 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆120Updated 9 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- An open multiple patterning framework☆78Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- Pursuing the best performance of linear solver in circuit simulation☆38Updated 5 months ago
- ☆71Updated 10 months ago
- C++ logic network library☆243Updated last week
- ☆92Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- Next generation CGRA generator☆113Updated last week
- ☆17Updated 6 years ago