Alternatives and similar repositories for ece6960-heterogeneous-programming

Users that are interested in ece6960-heterogeneous-programming are comparing it to the libraries listed below

• tsung-wei-huang / ece5960
  Advanced Programming for Computer Design Problems
  ☆17Updated 4 years ago
• tsung-wei-huang / cs1410-40
  Object-Oriented Programming
  ☆12Updated 4 years ago
• Heteroflow / Heteroflow
  Concurrent CPU-GPU Programming using Task Models
  ☆106Updated 6 years ago
• tsung-wei-huang / DtCraft
  A High-performance Cluster Computing Engine
  ☆148Updated 6 years ago
• dian-lun-lin / SNIG
  SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism
  ☆34Updated 4 years ago
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆124Updated last year
• daitoto / EDA-wiki
  EDA wiki
  ☆53Updated 2 years ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆63Updated last year
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆78Updated 5 years ago
• tsung-wei-huang / ece5960-physical-design
  ☆42Updated 3 years ago
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆104Updated 5 months ago
• Brilight / DeePEB
  [ICCAD 22]DeePEB: A neural network based PEB solver
  ☆11Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆39Updated last year
• sstsimulator / sst-core
  SST Structural Simulation Toolkit Parallel Discrete Event Core and Services
  ☆192Updated this week
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆28Updated 2 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆13Updated 5 years ago
• vortexgpgpu / vortex_tutorials
  ☆209Updated 3 months ago
• NVlabs / iccad2020-GPUgatesim
  ☆14Updated 5 years ago
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆33Updated last year
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆82Updated last year
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆117Updated last year
• Xilinx / hydra
  ☆14Updated 3 years ago
• shininglion / corner_stitch
  Library of corner stitching structure
  ☆19Updated 10 years ago
• kahypar / mt-kahypar
  Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…
  ☆170Updated this week
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆101Updated 7 months ago
• Jerc007 / Open-GPGPU-FlexGrip-
  FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
  ☆117Updated 2 years ago
• aolofsson / POSH
  ☆44Updated 6 years ago
• lsils / mockturtle
  C++ logic network library
  ☆274Updated 4 months ago
• StanfordAHA / Halide-to-Hardware_archive
  ☆82Updated 11 months ago