Alternatives and similar repositories for ece6960-heterogeneous-programming:

Users that are interested in ece6960-heterogeneous-programming are comparing it to the libraries listed below

• tsung-wei-huang / ece5960
  Advanced Programming for Computer Design Problems
  ☆18Updated 3 years ago
• tsung-wei-huang / ece5960-physical-design
  ☆37Updated 2 years ago
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆29Updated 4 years ago
• tsung-wei-huang / cs1410-40
  Object-Oriented Programming
  ☆12Updated 3 years ago
• aolofsson / POSH
  ☆40Updated 4 years ago
• daitoto / EDA-wiki
  EDA wiki
  ☆51Updated last year
• Cerebras / ispd2021
  This the contains the test examples and validator tool for the ISPD2021 Wafer-Scale Physics Modeling contest.
  ☆18Updated 3 years ago
• ckchengucsd / ILP-SAT-Detailed-Router
  ILP SAT Detailed Router
  ☆11Updated 4 years ago
• Heteroflow / Heteroflow
  Concurrent CPU-GPU Programming using Task Models
  ☆100Updated 5 years ago
• aolofsson / IDEA
  ☆32Updated 4 years ago
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆38Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆98Updated 10 months ago
• rachelselinar / DREAMPlaceFPGA
  An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit
  ☆79Updated last week
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆50Updated last year
• rachelselinar / ReGDS-Logic-Gate-Extraction
  A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …
  ☆28Updated 4 months ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆54Updated 2 years ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆27Updated 2 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• Brilight / DeePEB
  [ICCAD 22]DeePEB: A neural network based PEB solver
  ☆8Updated last year
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆56Updated 7 months ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• dian-lun-lin / SNIG
  SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism
  ☆34Updated 3 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆82Updated 4 years ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆24Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆101Updated 2 months ago
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆108Updated 3 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆109Updated last month
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆78Updated 6 months ago