tsung-wei-huang / ece6960-heterogeneous-programmingLinks
Heterogeneous Programming
☆17Updated 2 years ago
Alternatives and similar repositories for ece6960-heterogeneous-programming
Users that are interested in ece6960-heterogeneous-programming are comparing it to the libraries listed below
Sorting:
- Advanced Programming for Computer Design Problems☆17Updated 4 years ago
- Concurrent CPU-GPU Programming using Task Models☆105Updated 5 years ago
- SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism☆34Updated 4 years ago
- Object-Oriented Programming☆12Updated 4 years ago
- A High-performance Cluster Computing Engine☆147Updated 6 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆167Updated this week
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- EDA wiki☆53Updated 2 years ago
- Pursuing the best performance of linear solver in circuit simulation☆41Updated 2 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- ☆40Updated 3 years ago
- BLAS implementation for Intel FPGA☆77Updated 5 years ago
- Parallel sparse direct solver for circuit simulation☆48Updated 3 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆122Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Updated 4 years ago
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Updated 9 years ago
- C++ logic network library☆267Updated 2 months ago
- An open multiple patterning framework☆80Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- ☆14Updated 5 years ago
- OpenPiton Design Benchmark☆26Updated 2 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆31Updated 3 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆31Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆229Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- ILP SAT Detailed Router☆12Updated 5 years ago
- SST Architectural Simulation Components and Libraries☆108Updated last week
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago