tsung-wei-huang / ece6960-heterogeneous-programmingLinks
Heterogeneous Programming
☆17Updated 2 years ago
Alternatives and similar repositories for ece6960-heterogeneous-programming
Users that are interested in ece6960-heterogeneous-programming are comparing it to the libraries listed below
Sorting:
- Advanced Programming for Computer Design Problems☆17Updated 4 years ago
- Object-Oriented Programming☆12Updated 4 years ago
- Concurrent CPU-GPU Programming using Task Models☆103Updated 5 years ago
- SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism☆34Updated 3 years ago
- A High-performance Cluster Computing Engine☆146Updated 6 years ago
- OpenPiton Design Benchmark☆25Updated 2 years ago
- ☆39Updated 2 years ago
- C++17 implementation of an AST for Verilog code generation☆25Updated 2 years ago
- EDA wiki☆53Updated 2 years ago
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆121Updated 11 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- [ICCAD 22]DeePEB: A neural network based PEB solver☆11Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Pursuing the best performance of linear solver in circuit simulation☆40Updated 3 weeks ago
- ILP SAT Detailed Router☆12Updated 5 years ago
- The University of Bristol HPC Simulation Engine☆99Updated last month
- Next generation CGRA generator☆114Updated last week
- C++ logic network library☆254Updated last week
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆13Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆37Updated 4 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆158Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆31Updated 3 years ago
- SST Architectural Simulation Components and Libraries☆102Updated this week
- A Parallel Simulation Framework For Multicore Systems☆10Updated 8 years ago
- ☆37Updated last year