facebookresearch / veripy
VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation, embedded python, IO spec flow, memory wrapper generation, various code generation plugins and configurable code generation. The VeriPy Wiki has more the detailed documentation.
☆20Updated last month
Related projects ⓘ
Alternatives and complementary repositories for veripy
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆32Updated 2 weeks ago
- ☆32Updated this week
- The specification for the FIRRTL language☆45Updated this week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆31Updated 2 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated this week
- sram/rram/mram.. compiler☆28Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆13Updated 3 months ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- Simple single-port AXI memory interface☆36Updated 5 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated this week
- Intel Compiler for SystemC☆23Updated last year
- ☆37Updated last month
- Hardware Formal Verification☆15Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Equivalence checking with Yosys☆30Updated this week
- AXI X-Bar☆19Updated 4 years ago
- SRAM☆8Updated 4 years ago
- The multi-core cluster of a PULP system.☆56Updated last week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆18Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 7 months ago
- Cross EDA Abstraction and Automation☆35Updated 2 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- SystemC Configuration, Control and Inspection (CCI)☆12Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆27Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 5 months ago