VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation, embedded python, IO spec flow, memory wrapper generation, various code generation plugins and configurable code generation. The VeriPy Wiki has more the detailed documentation.
☆38Jun 16, 2026Updated 2 months ago
Alternatives and similar repositories for veripy
Users that are interested in veripy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- ☆57Updated this week
- ☆16May 25, 2026Updated 3 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Aug 20, 2026Updated 2 weeks ago
- ☆20Aug 6, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Updated this week
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Aug 24, 2026Updated last week
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- hardware library for hwt (= ipcore repo)☆45Aug 24, 2026Updated last week
- TypeScript/JavaScript SDK for Matrix bots☆26Aug 19, 2026Updated 2 weeks ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Aug 24, 2026Updated last week
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- UVM Verification Environment for the CVFPU☆23Aug 27, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Feb 27, 2025Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- An open-source quantum automatic test generator.☆16Apr 14, 2026Updated 4 months ago
- Exploiting SNP correlations within Random Forest for Genome-Wide Association Studies☆13Oct 20, 2014Updated 11 years ago
- ☆16Sep 29, 2025Updated 11 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Patch management tool for git submodules☆18Jul 25, 2025Updated last year
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆18May 9, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆16Jan 19, 2024Updated 2 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 7 years ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 3 years ago
- ☆23May 26, 2026Updated 3 months ago
- AI Agent leveraging symbolic reasoning and other auxiliary tools to boost its capabilities on various logic and reasoning benchmarks. Thi…☆47Mar 31, 2026Updated 5 months ago
- Competition on Dynamic Stacking Optimization in Uncertain Environments☆13Mar 28, 2023Updated 3 years ago
- CHAI is a library for dynamic pruning of attention heads for efficient LLM inference.☆24Dec 11, 2024Updated last year