VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation, embedded python, IO spec flow, memory wrapper generation, various code generation plugins and configurable code generation. The VeriPy Wiki has more the detailed documentation.
☆38Jun 16, 2026Updated last month
Alternatives and similar repositories for veripy
Users that are interested in veripy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- ☆54Updated this week
- ☆16May 25, 2026Updated 2 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Aug 5, 2026Updated last week
- ☆19Aug 6, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Jul 22, 2026Updated 3 weeks ago
- ☆15Jul 5, 2019Updated 7 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆41Nov 12, 2025Updated 9 months ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- hardware library for hwt (= ipcore repo)☆45Jul 23, 2026Updated 3 weeks ago
- TypeScript/JavaScript SDK for Matrix bots☆26Updated this week
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆29Jul 24, 2026Updated 3 weeks ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- UVM Verification Environment for the CVFPU☆23Updated this week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- Python interface for https//github.com/facebookresearch/vrs.☆58Aug 6, 2026Updated last week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- =nil; Foundation's Algebraic Operations and Structures Module☆10May 26, 2024Updated 2 years ago
- An open-source quantum automatic test generator.☆15Apr 14, 2026Updated 4 months ago
- Exploiting SNP correlations within Random Forest for Genome-Wide Association Studies☆13Oct 20, 2014Updated 11 years ago
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Patch management tool for git submodules☆17Jul 25, 2025Updated last year
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆18May 9, 2024Updated 2 years ago
- ☆23May 26, 2026Updated 2 months ago
- FPGA纯逻辑实现modbus通信☆27Sep 5, 2022Updated 3 years ago
- AI Agent leveraging symbolic reasoning and other auxiliary tools to boost its capabilities on various logic and reasoning benchmarks. Thi…☆47Mar 31, 2026Updated 4 months ago
- Solovay Kitaev algorithm☆12Aug 14, 2019Updated 7 years ago
- CHAI is a library for dynamic pruning of attention heads for efficient LLM inference.☆24Dec 11, 2024Updated last year