☆15May 31, 2026Updated last week
Alternatives and similar repositories for fpga-hls-libraries
Users that are interested in fpga-hls-libraries are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-Source HLS Examples for Microchip FPGAs☆55Jun 3, 2026Updated last week
- PolarFire SoC Icicle Kit Libero reference design☆47Apr 28, 2026Updated last month
- This is the VectorBlox™ Accelerator SDK for AI/ML inference targeting Microchip's PolarFire® FPGAs and SoCs. VectorBlox™ allows software-…☆28Apr 20, 2026Updated last month
- High Dynamic Range imaging with Altera DE2-115.☆14Mar 1, 2021Updated 5 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Dec 16, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆20Jun 3, 2026Updated last week
- Implementation of a 2D Convolutional Filter using VHDL for FPGAs.☆15Aug 21, 2022Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- ☆12Mar 14, 2023Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- PolarFire SoC hart software services☆58Apr 30, 2026Updated last month
- Graph algorithms and data structures☆17May 30, 2022Updated 4 years ago
- Howard Hinnant's example short_alloc (stack-based allocator) that demonstrates allocators in a short and sweet manner☆11Oct 29, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Official Code Repository for controlling the Allegro Hand V5(4F) on ROS2☆14May 20, 2026Updated 3 weeks ago
- A 2D convolution hardware implementation written in Verilog☆53Dec 21, 2020Updated 5 years ago
- Demo for pybind11 with Qt5☆12Dec 15, 2023Updated 2 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated last year
- PiG - Raspberry Pi for GPU cards☆13May 9, 2023Updated 3 years ago
- Verilog SDR SDRAM controller for FPGA Xilinx and Lattice☆17Jan 3, 2021Updated 5 years ago
- Code for the book "Building Problem Solvers" with touchups