MicrochipTech / fpga-hls-librariesLinks
☆12Updated 2 weeks ago
Alternatives and similar repositories for fpga-hls-libraries
Users that are interested in fpga-hls-libraries are comparing it to the libraries listed below
Sorting:
- AHB3-Lite to Wishbone Bridge☆13Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Updated last month
- IP Catalog for Raptor.☆17Updated last year
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆14Updated last month
- Open FPGA Modules☆24Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Updated 6 years ago
- Testbenches for HDL projects☆22Updated last week
- OpenExSys_NoC a mesh-based network on chip IP.☆18Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- TCL framework to package Vivado IP-Cores☆14Updated 3 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆14Updated 8 months ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 6 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆12Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆12Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆16Updated 11 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 10 months ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆24Updated 7 years ago
- ☆29Updated 3 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago