suryakantamangaraj / AwesomeRISC-VResourcesView external linksLinks
It contains a curated list of awesome RISC-V Resources.
☆296Jan 18, 2025Updated last year
Alternatives and similar repositories for AwesomeRISC-VResources
Users that are interested in AwesomeRISC-VResources are comparing it to the libraries listed below
Sorting:
- Curated list of awesome resources related with RISC-V☆94Aug 17, 2022Updated 3 years ago
- Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.☆1,410Feb 9, 2026Updated last week
- This repository contains lectures designed for an introduction to RISC-v and it's capabilities.☆10Sep 19, 2025Updated 4 months ago
- 😎 A curated list of awesome RISC-V implementations☆142Mar 12, 2023Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆57Jul 9, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 6 months ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- ☆14Nov 30, 2023Updated 2 years ago
- ☆13Feb 1, 2025Updated last year
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Feb 10, 2026Updated last week
- ☆21Sep 26, 2025Updated 4 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- C++ Library for Quantum State Preparation (QSP)☆12Jan 5, 2023Updated 3 years ago
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆119Aug 26, 2025Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Updated this week
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆15Sep 15, 2020Updated 5 years ago
- LLM-Aided FPGA Design and Debug Flow☆24Aug 1, 2025Updated 6 months ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Feb 2, 2026Updated 2 weeks ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,251Mar 10, 2025Updated 11 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- KVM RISC-V HowTOs☆47Jun 9, 2022Updated 3 years ago
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- ☆1,897Updated this week
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 5 months ago