suryakantamangaraj / AwesomeRISC-VResourcesLinks
It contains a curated list of awesome RISC-V Resources.
☆243Updated 6 months ago
Alternatives and similar repositories for AwesomeRISC-VResources
Users that are interested in AwesomeRISC-VResources are comparing it to the libraries listed below
Sorting:
- CORE-V Family of RISC-V Cores☆285Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆272Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆402Updated this week
- Ariane is a 6-stage RISC-V CPU☆141Updated 5 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆205Updated this week
- ☆337Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- RISC-V microcontroller IP core developed in Verilog☆176Updated 3 months ago
- VeeR EL2 Core☆292Updated 2 weeks ago
- RISC-V System on Chip Template☆158Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- Verilog/SystemVerilog Guide☆69Updated last year
- An overview of TL-Verilog resources and projects☆80Updated 4 months ago
- Self checking RISC-V directed tests☆111Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆105Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆184Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆241Updated 9 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- A simple RISC V core for teaching☆193Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆575Updated last week
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- A Fast, Low-Overhead On-chip Network☆220Updated last week
- ☆182Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆115Updated 4 years ago
- Basic RISC-V Test SoC☆139Updated 6 years ago
- ☆141Updated last year
- ☆240Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆451Updated last week