suryakantamangaraj / AwesomeRISC-VResourcesLinks
It contains a curated list of awesome RISC-V Resources.
☆224Updated 5 months ago
Alternatives and similar repositories for AwesomeRISC-VResources
Users that are interested in AwesomeRISC-VResources are comparing it to the libraries listed below
Sorting:
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- VeeR EL2 Core☆288Updated 2 weeks ago
- ☆331Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆389Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆259Updated 2 months ago
- Ariane is a 6-stage RISC-V CPU☆140Updated 5 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆178Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆533Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆268Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆436Updated this week
- A simple RISC V core for teaching☆191Updated 3 years ago
- RISC-V System on Chip Template☆158Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- An overview of TL-Verilog resources and projects☆81Updated 2 months ago
- Common SystemVerilog components☆629Updated this week
- ☆179Updated last year
- RISC-V microcontroller IP core developed in Verilog☆175Updated 2 months ago
- RISC-V CPU Core☆342Updated this week
- Basic RISC-V Test SoC☆132Updated 6 years ago
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- RISC-V Torture Test☆196Updated 11 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆376Updated 2 weeks ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Fabric generator and CAD tools.☆187Updated last week