LLM-Aided FPGA Design and Debug Flow
☆38Aug 1, 2025Updated 10 months ago
Alternatives and similar repositories for llm-fpga-design
Users that are interested in llm-fpga-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 11 months ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated last month
- 从零快速使用Ubuntu，搭建深度学习环境，持续更新中☆12Apr 18, 2023Updated 3 years ago
- HDL Obfuscator☆12May 13, 2021Updated 5 years ago
- ☆15May 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 5G NR SSB Scanner and Capturer☆33Sep 2, 2025Updated 9 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19May 27, 2026Updated 3 weeks ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- An ANSI C implementation of Hamming codes☆15Oct 18, 2019Updated 6 years ago
- ☆17Feb 3, 2022Updated 4 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆15May 17, 2024Updated 2 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- ☆11Mar 3, 2025Updated last year
- A design automation framework to engineer decision diagrams yourself☆26Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated this week
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆19May 23, 2024Updated 2 years ago
- Unofficial PyTorch implementation of the paper "Conditional Channel Gated Networks for Task-Aware Continual Learning"☆20Jan 22, 2021Updated 5 years ago
- Harnessing FABRIC for Scalable Human Genome Sequence Analysis☆14May 9, 2026Updated last month
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆24Jan 24, 2026Updated 4 months ago
- wafer.space GF180MCU Run 1☆32Apr 27, 2026Updated last month
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated last year
- LEC - Logic Equivalence Checking - Formal Verification☆44Updated this week
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆17Aug 29, 2024Updated last year
- Key recovery attacks against the CKKS homomorphic approximate encryption scheme☆17Mar 2, 2021Updated 5 years ago
- LiteX-based gateware for LimeSDR boards.☆21Jun 12, 2026Updated last week
- ☆15Jul 25, 2024Updated last year
- All materials related to GNN☆13Jan 4, 2023Updated 3 years ago
- Training wide residual networks for deployment using a single bit for each weight - Official Code Repository for ICLR 2018 Published Pape…☆36May 27, 2020Updated 6 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆34Aug 7, 2021Updated 4 years ago
- bibliographie cyber publique du M82_project☆21May 31, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python 3 bindings for interfacing with LoRa nodes.☆22Oct 17, 2020Updated 5 years ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 8 months ago
- Raw LoRa test signal samples for the gr-lora project.☆19Sep 5, 2016Updated 9 years ago
- ☆18Mar 12, 2025Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆27Feb 24, 2026Updated 3 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year