LLM-Aided FPGA Design and Debug Flow
☆43Aug 1, 2025Updated last year
Alternatives and similar repositories for llm-fpga-design
Users that are interested in llm-fpga-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM-Aided FPGA Design for Signal Processing Applications☆35Jun 4, 2025Updated last year
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- LLM-Assisted FPGA Design for Carrier Frequency Offset Estimation☆11Sep 5, 2025Updated last year
- AI-powered MATLAB-to-HLS framework for WLAN 802.11 synchronization. 3.88x fewer LUTs than HDL Coder on Zynq-7020.☆15Feb 5, 2026Updated 9 months ago
- 5G NR SSB Scanner and Capturer☆35Sep 2, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆15Aug 1, 2024Updated 2 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆37Aug 7, 2021Updated 5 years ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆40Mar 11, 2026Updated 7 months ago
- ☆102Jun 25, 2026Updated 4 months ago
- [FCCM 2025 Best Paper Nominee] AutoNTT: Automatic Architecture Design and Exploration for Number Theoretic Transform Acceleration on FPGA…☆14Jul 16, 2025Updated last year
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 3 months ago
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆24Oct 27, 2026Updated last week
- ☆15Dec 1, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆25Updated this week
- ☆14Dec 9, 2025Updated 10 months ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- HLS hardware implementation of LOCO-ANS coder☆11Feb 12, 2022Updated 4 years ago
- Don't memorize 500 tools — describe the chip outcome you want. Open FPGA skill pack (timing closure, CDC audit, full flow, Zynq bring-up……☆23Jun 9, 2026Updated 4 months ago
- ☆55Oct 12, 2026Updated 3 weeks ago
- HDL property graph☆26Aug 9, 2026Updated 2 months ago
- ☆13Feb 17, 2025Updated last year
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Systemverilog and UVM exercises inspired by ziglings☆37Oct 26, 2026Updated last week
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆20Jul 10, 2020Updated 6 years ago
- Trying to get a new skill☆39Dec 31, 2024Updated last year
- Raw LoRa test signal samples for the gr-lora project.☆20Sep 5, 2016Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 6 years ago
- Driver and example apps for Joker TV project☆21Nov 4, 2018Updated 8 years ago
- 从零快速使用Ubuntu，搭建深度学习环境，持续更新中☆13Apr 18, 2023Updated 3 years ago
- Advanced O-QPSK demodulator module for GNU Radio☆17Dec 15, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implements a nonlinear energy operator, known as the Envelope Derivative Operator (EDO)☆18Sep 9, 2019Updated 7 years ago
- In this VLSI design course, we explored topics such as HLS programming, combination circuits, sequential circuits, and a capstone project…☆13Jul 23, 2024Updated 2 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- An implementation of the CCSDS 123.0-B-1 standard for FPGA with parallel capabilities.☆13Jun 1, 2020Updated 6 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆96Feb 9, 2026Updated 8 months ago
- Coprocessor Accelerated Filterbank Extension Library - A CUDA implementation of a Polyphase Filterbank Channelizer and Resampler☆17Feb 27, 2018Updated 8 years ago
- Tutorials and Things to Do while Hunting Vulnerability.☆11Apr 25, 2021Updated 5 years ago