iDoka / eda-scriptsLinks
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆32Updated last year
Alternatives and similar repositories for eda-scripts
Users that are interested in eda-scripts are comparing it to the libraries listed below
Sorting:
- VHDL PCIe Transceiver☆28Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆30Updated 6 months ago
- GUI editor for hardware description designs☆28Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ☆17Updated 8 months ago
- sample VCD files☆37Updated last week
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆30Updated 4 years ago
- Drawio => VHDL and Verilog☆56Updated last year
- A padring generator for ASICs☆25Updated 2 years ago