iDoka / eda-scripts
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆32Updated 9 months ago
Alternatives and similar repositories for eda-scripts:
Users that are interested in eda-scripts are comparing it to the libraries listed below
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- SystemVerilog Logger☆17Updated 2 years ago
- Extensible FPGA control platform☆59Updated last year
- Wishbone interconnect utilities☆39Updated last month
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- GUI editor for hardware description designs☆28Updated last year
- few python scripts to clone all IP cores from opencores.org☆20Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Platform Level Interrupt Controller☆38Updated 10 months ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 2 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆35Updated 6 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- A padring generator for ASICs☆25Updated last year