Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆37Jun 30, 2024Updated 2 years ago
Alternatives and similar repositories for eda-scripts
Users that are interested in eda-scripts are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- A tool for creating HDL-Schematics☆10Jul 24, 2026Updated 3 months ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- ☆20Dec 15, 2022Updated 3 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- Mastering FPGASIC Book☆19Oct 26, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 10 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 6 years ago
- IP-XACT XML binding library☆17Jun 23, 2016Updated 10 years ago
- Everything needed for ulx3s FPGA☆16Oct 12, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A tool for modeling FSMs by VHDL or Verilog☆15Oct 23, 2026Updated last week
- Example of how to get started with olofk/fusesoc.☆20Jul 25, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆38Oct 5, 2026Updated 3 weeks ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆165Feb 27, 2025Updated last year
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Doxygen with verilog support☆41Mar 15, 2019Updated 7 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 9 years ago
- UVM Generator☆51May 9, 2024Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆39Sep 21, 2026Updated last month
- ☆21Mar 5, 2023Updated 3 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago