iDoka / eda-scripts
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆32Updated 10 months ago
Alternatives and similar repositories for eda-scripts
Users that are interested in eda-scripts are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆44Updated 5 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- USB -> AXI Debug Bridge☆38Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆14Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- few python scripts to clone all IP cores from opencores.org☆22Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- SystemVerilog Logger☆17Updated 2 years ago