Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆35Jun 30, 2024Updated last year
Alternatives and similar repositories for eda-scripts
Users that are interested in eda-scripts are comparing it to the libraries listed below
Sorting:
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- ☆11Jul 12, 2023Updated 2 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 19, 2026Updated last week
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- Формирование спецификации, перечня элементов и ведомости покупных изделий по ЕСКД из Altium и KiCad☆12Jun 18, 2025Updated 8 months ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Feb 20, 2026Updated last week
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆67Oct 19, 2025Updated 4 months ago
- Vanilla single-precision radix-2 FFT for the ESP32.☆17Apr 16, 2025Updated 10 months ago
- Platform Level Interrupt Controller☆45May 10, 2024Updated last year
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆21Mar 5, 2023Updated 2 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- QuSoC demo projects and template☆24Jun 2, 2024Updated last year
- Awesome list of Russian government open source projects (not only Github)☆20Jul 20, 2021Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- Elbrus 2000 (e2k) backend to LCC (Little C Compiler)☆22Sep 9, 2022Updated 3 years ago
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆102Jan 12, 2021Updated 5 years ago
- use pivpi to drive testbench event☆21Jul 21, 2016Updated 9 years ago
- Simple 3D layout viewer for KLayout (Salt package)☆21Mar 28, 2019Updated 6 years ago
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆24Mar 7, 2019Updated 6 years ago
- Generate UVM testbench framework template files with Python 3☆27Dec 23, 2019Updated 6 years ago
- Notes for Colorlight-5A-75B.☆50Updated this week
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago