iDoka / eda-scriptsLinks
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆32Updated 11 months ago
Alternatives and similar repositories for eda-scripts
Users that are interested in eda-scripts are comparing it to the libraries listed below
Sorting:
- Contains source code for sin/cos table verification using UVM☆20Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- few python scripts to clone all IP cores from opencores.org☆22Updated last year
- GUI editor for hardware description designs☆28Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- ☆32Updated 2 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Drawio => VHDL and Verilog☆55Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 4 years ago