Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆35Jun 30, 2024Updated last year
Alternatives and similar repositories for eda-scripts
Users that are interested in eda-scripts are comparing it to the libraries listed below
Sorting:
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- ☆19Dec 15, 2022Updated 3 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Mar 12, 2026Updated last week
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Altera USB-Blaster-compatible programmer on Raspberry Pi Pico☆28Nov 3, 2024Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- UVM Generator☆49May 9, 2024Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Doxygen with verilog support☆40Mar 15, 2019Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- Hardware Trojan on a Basis 3 FPGA for Hardware and Embedded Systems Security☆11May 1, 2017Updated 8 years ago
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- SDSoC platforms for Digilent Zynq boards☆12Mar 2, 2017Updated 9 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Generate and verify JWT tokens with Trusted Platform Module (TPM)☆14Oct 2, 2025Updated 5 months ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 5 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Awesome list of Russian government open source projects (not only Github)☆20Jul 20, 2021Updated 4 years ago