iDoka / eda-scripts
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆31Updated 8 months ago
Alternatives and similar repositories for eda-scripts:
Users that are interested in eda-scripts are comparing it to the libraries listed below
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Wishbone interconnect utilities☆38Updated 3 weeks ago
- Extensible FPGA control platform☆57Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated last month
- Wishbone controlled I2C controllers☆46Updated 3 months ago
- USB Full Speed PHY☆41Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated this week
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated last week
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆42Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆34Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- ☆30Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 3 months ago
- Fork of OpenCores jpegencode with Cocotb testbench☆43Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week