iDoka / eda-scripts
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
☆29Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for eda-scripts
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Contains source code for sin/cos table verification using UVM☆20Updated 3 years ago
- Wishbone interconnect utilities☆37Updated 6 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- USB Full Speed PHY☆39Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- A padring generator for ASICs☆22Updated last year
- SystemVerilog Logger☆16Updated 2 years ago
- Extensible FPGA control platform☆54Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- GUI editor for hardware description designs☆27Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 4 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- few python scripts to clone all IP cores from opencores.org☆18Updated 10 months ago
- IP-core package generator for AXI4/Avalon☆21Updated 6 years ago
- JTAG Test Access Port (TAP)☆30Updated 10 years ago
- Verilog Repository for GIT☆30Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- ☆17Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last month
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- sample VCD files☆36Updated 9 months ago
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago