SPICE netlist visualizer
☆86Mar 20, 2026Updated this week
Alternatives and similar repositories for netlist-viewer
Users that are interested in netlist-viewer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆32May 23, 2025Updated 10 months ago
- Verilog hardware abstraction library☆50Updated this week
- Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition f…☆19Feb 12, 2018Updated 8 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 4 years ago
- ☆104Dec 31, 2025Updated 2 months ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 3 months ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- SiliconCompiler Design Gallery☆61Mar 16, 2026Updated last week
- spice3f5☆21Mar 13, 2016Updated 10 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- Parsing and generating popular formats of circuit netlist☆41Dec 10, 2022Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆451Updated this week
- CMake based hardware build system☆35Updated this week
- Modified Nodal Analysis☆15Apr 27, 2025Updated 10 months ago
- NGSPICE Simulation of CMOS Circuits☆19Jun 6, 2023Updated 2 years ago
- My DIY paper tape punch project☆35Nov 11, 2025Updated 4 months ago
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆31Dec 11, 2025Updated 3 months ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆24Feb 24, 2026Updated last month
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆44Mar 14, 2026Updated last week
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆152Feb 22, 2026Updated last month
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 13 years ago
- JDigitalSimulator is a plattform independend Electronic Design Automation software entirely build in Java.☆15Feb 14, 2024Updated 2 years ago
- Memristor modeling artifacts (including a model for use with LTspice)☆21Feb 5, 2023Updated 3 years ago
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- An experimental lexer and parser generator☆10Jul 31, 2018Updated 7 years ago
- Parametrized RTL benchmark suite☆25Feb 6, 2026Updated last month
- Digital Logic Circuit Simulator written in Java☆12Jun 18, 2016Updated 9 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆68Mar 3, 2024Updated 2 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆20Mar 16, 2026Updated last week
- ☆10Nov 2, 2023Updated 2 years ago