SPICE netlist visualizer
☆86Feb 26, 2026Updated this week
Alternatives and similar repositories for netlist-viewer
Users that are interested in netlist-viewer are comparing it to the libraries listed below
Sorting:
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- SiliconCompiler Design Gallery☆59Feb 5, 2026Updated 3 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- ☆100Dec 31, 2025Updated 2 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆30May 23, 2025Updated 9 months ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago
- An experimental lexer and parser generator☆10Jul 31, 2018Updated 7 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- CMake based hardware build system☆35Updated this week
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆32Oct 10, 2023Updated 2 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆17Updated this week
- Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition f…☆19Feb 12, 2018Updated 8 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Parametrized RTL benchmark suite☆23Feb 6, 2026Updated 3 weeks ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- This software is a tool for designing electronic circuits using LaTeX. With an intuitive graphical interface, you can create complex circ…☆22Jun 5, 2025Updated 8 months ago
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆23Feb 24, 2026Updated last week
- a Python framework for managing embedded HW/SW projects☆18Updated this week
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated last month
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- Read and write files to flash, USB mass storage and SD cards in a unified way.☆20Updated this week
- Memristor modeling artifacts (including a model for use with LTspice)☆20Feb 5, 2023Updated 3 years ago
- EPWave -- The Free Interactive Browser-Based Wave Viewer☆14Apr 1, 2015Updated 10 years ago
- NGSPICE Simulation of CMOS Circuits☆19Jun 6, 2023Updated 2 years ago
- My DIY paper tape punch project☆31Nov 11, 2025Updated 3 months ago
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆31Dec 11, 2025Updated 2 months ago
- skywater 130nm pdk☆43Feb 21, 2026Updated last week
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆40Dec 10, 2022Updated 3 years ago
- Graphical user interface for circuit simulation on GNU/Linux using ngspice☆17Sep 24, 2016Updated 9 years ago
- Examples of AVR microcontrollers using TCP/IP to do various things.☆18Oct 2, 2019Updated 6 years ago
- ☆22Jun 23, 2024Updated last year