SPICE netlist visualizer
☆91Apr 23, 2026Updated last week
Alternatives and similar repositories for netlist-viewer
Users that are interested in netlist-viewer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆36Apr 2, 2026Updated last month
- Verilog hardware abstraction library☆50Apr 23, 2026Updated last week
- Convert hand-drawn electrical circuit diagrams to netlists. CircuitSense can be thought of as the equivalent of handwriting recognition f…☆19Feb 12, 2018Updated 8 years ago
- SPICE Netlist Datasets: https://symbench.github.io/spice-datasets/☆36Oct 10, 2023Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year
- ☆107Dec 31, 2025Updated 4 months ago
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Updated this week
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated 3 weeks ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆11Jul 29, 2020Updated 5 years ago
- SiliconCompiler Design Gallery☆64Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Graphical user interface for circuit simulation on GNU/Linux using ngspice☆17Sep 24, 2016Updated 9 years ago
- spice3f5☆21Mar 13, 2016Updated 10 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 9 months ago
- Parsing and generating popular formats of circuit netlist☆43Dec 10, 2022Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆458Updated this week
- A real-time netlist based audio circuit plugin☆73Apr 11, 2026Updated 3 weeks ago
- Modified Nodal Analysis☆15Apr 27, 2025Updated last year
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆32Dec 11, 2025Updated 4 months ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- My DIY paper tape punch project☆37Nov 11, 2025Updated 5 months ago
- JDigitalSimulator is a plattform independend Electronic Design Automation software entirely build in Java.☆15Feb 14, 2024Updated 2 years ago
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆164Feb 22, 2026Updated 2 months ago
- draws an SVG schematic from a JSON netlist☆789Jan 25, 2024Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- An experimental lexer and parser generator☆10Jul 31, 2018Updated 7 years ago
- Digital Logic Circuit Simulator written in Java☆12Jun 18, 2016Updated 9 years ago
- Netlist to KiCad schematic☆17Feb 8, 2021Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆30Oct 25, 2020Updated 5 years ago