Parsing and generating popular formats of circuit netlist
☆42Dec 10, 2022Updated 3 years ago
Alternatives and similar repositories for Netlist
Users that are interested in Netlist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- ☆33Jun 23, 2023Updated 3 years ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆64Jul 1, 2025Updated last year
- mojito☆12May 1, 2018Updated 8 years ago
- Circulax is a differentiable circuit simulation framework built on JAX, Optimistix and Diffrax☆44Jun 27, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated 2 weeks ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- ☆39Apr 10, 2023Updated 3 years ago
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- Hardware Description Library☆95Feb 17, 2026Updated 5 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Easy access to OpenSource TCAD Tools☆47Jun 25, 2026Updated 3 weeks ago
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆30Jul 9, 2018Updated 8 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- A modular hardware abstraction library☆55Updated this week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- Highly parallel simulation and optimization of photonic circuits in time and frequency domain based on the deep-learning framework PyTorc…☆91Jun 16, 2022Updated 4 years ago
- Simulink model for noise shaping SAR ADC☆13Mar 17, 2020Updated 6 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆134Jun 12, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A standalone structural (gate-level) verilog parser☆41Jul 16, 2026Updated last week
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- ☆371Jul 5, 2026Updated 2 weeks ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆81Jul 14, 2026Updated last week
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Python package for IBIS-AMI model development and testing☆36Updated this week
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Interchange formats for chip design.☆39Feb 15, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆57Apr 9, 2026Updated 3 months ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆62Dec 8, 2022Updated 3 years ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago