dan-fritchman / Netlist
Parsing and generating popular formats of circuit netlist
☆28Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Netlist
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- Interchange formats for chip design.☆27Updated 2 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆13Updated 4 years ago
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆19Updated 4 months ago
- Hardware Description Library☆69Updated 2 months ago
- ☆19Updated 3 years ago
- LAYout with Gridded Objects v2☆53Updated 3 weeks ago
- Verilog-A simulation models☆53Updated 3 weeks ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- BAG framework☆41Updated 3 months ago
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- Intel's Analog Detailed Router☆37Updated 5 years ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆16Updated 8 months ago
- Easy access to OpenSource TCAD Tools☆39Updated 2 years ago
- Hdl21 Schematics☆14Updated 9 months ago
- A C++ VLSI circuit schematic and layout database library☆13Updated 4 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- Integrated Circuit Layout☆48Updated 3 months ago
- skywater 130nm pdk☆26Updated last month
- Python interface for Cadence Spectre☆9Updated 2 months ago
- Python script to convert image files to GDSII files☆55Updated 4 months ago
- BAG framework☆22Updated 3 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- A tiny Python package to parse spice raw data files.☆43Updated last year
- KLayout technology files for FreePDK45☆20Updated 3 years ago
- GDS to ASCII Converter☆17Updated 9 months ago
- This library is a low level parser for the OpenAccess file format.☆13Updated 7 years ago
- Reinforcement learning assisted analog layout design flow.☆17Updated 4 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆19Updated 4 months ago