Parsing and generating popular formats of circuit netlist
☆43Dec 10, 2022Updated 3 years ago
Alternatives and similar repositories for Netlist
Users that are interested in Netlist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 10 years ago
- ☆35Jun 23, 2023Updated 3 years ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆64Jul 1, 2025Updated last year
- mojito☆13May 1, 2018Updated 8 years ago
- Circulax is a differentiable circuit simulation framework built on JAX, Optimistix and Diffrax☆55Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆58Jun 30, 2017Updated 9 years ago
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated 3 months ago
- Integrated Circuit Layout☆63Feb 25, 2025Updated last year
- ☆39Apr 10, 2023Updated 3 years ago
- Hardware Description Library☆96Feb 17, 2026Updated 7 months ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Photonic circuit network simulator☆28Sep 26, 2026Updated 2 weeks ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 11 years ago
- Easy access to OpenSource TCAD Tools☆47Jun 25, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆31Jul 9, 2018Updated 8 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- A modular hardware abstraction library☆53Sep 28, 2026Updated 2 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- Highly parallel simulation and optimization of photonic circuits in time and frequency domain based on the deep-learning framework PyTorc…☆96Jun 16, 2022Updated 4 years ago
- Simulink model for noise shaping SAR ADC☆14Mar 17, 2020Updated 6 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆137Jun 12, 2023Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆43Sep 13, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Model SAR ADC with python!☆22Jul 8, 2022Updated 4 years ago
- ☆396Sep 15, 2026Updated 3 weeks ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 6 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Python package for IBIS-AMI model development and testing☆37Aug 17, 2026Updated last month
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆58Apr 9, 2026Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated 2 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆137Apr 23, 2023Updated 3 years ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆19Jan 12, 2025Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated last year
- Scientific Bibliography System - A publication management system☆12May 1, 2023Updated 3 years ago