Parsing and generating popular formats of circuit netlist
☆41Dec 10, 2022Updated 3 years ago
Alternatives and similar repositories for Netlist
Users that are interested in Netlist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- ☆29Jun 23, 2023Updated 2 years ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆59Jul 1, 2025Updated 8 months ago
- mojito☆12May 1, 2018Updated 7 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆56Jun 30, 2017Updated 8 years ago
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 9 months ago
- Photonic circuit network simulator☆24Mar 5, 2023Updated 3 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- Verilog hardware abstraction library☆50Updated this week
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- Python interface for Cadence Spectre☆25Feb 17, 2026Updated last month
- Easy access to OpenSource TCAD Tools☆44Dec 27, 2025Updated 2 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Mar 17, 2026Updated last week
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆30Jul 9, 2018Updated 7 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Highly parallel simulation and optimization of photonic circuits in time and frequency domain based on the deep-learning framework PyTorc…☆86Jun 16, 2022Updated 3 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 6 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- Model SAR ADC with python!☆22Jul 8, 2022Updated 3 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- Python package for IBIS-AMI model development and testing☆35Updated this week
- ☆342Jan 13, 2026Updated 2 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Interchange formats for chip design.☆38Feb 15, 2026Updated last month
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated last month
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆61Dec 8, 2022Updated 3 years ago
- Doug is a WIP semi-automated to full manual VLSI Analog and Mixed Signal CAD design tool built with Bevy and Layout21☆18Jan 12, 2025Updated last year
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- SPICE based IBIS simulation☆17Jan 2, 2025Updated last year