Parsing and generating popular formats of circuit netlist
☆40Dec 10, 2022Updated 3 years ago
Alternatives and similar repositories for Netlist
Users that are interested in Netlist are comparing it to the libraries listed below
Sorting:
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- ☆29Jun 23, 2023Updated 2 years ago
- Photonic Integrated ELectronics. Microservices to codesign photonics, electronics, quantum, and more.☆59Jul 1, 2025Updated 8 months ago
- LAYout with Gridded Objects v2☆67Jun 22, 2025Updated 8 months ago
- Verilog hardware abstraction library☆46Updated this week
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- mojito☆12May 1, 2018Updated 7 years ago
- Easy access to OpenSource TCAD Tools☆44Dec 27, 2025Updated 2 months ago
- ☆39Apr 10, 2023Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Photonic circuit network simulator☆24Mar 5, 2023Updated 2 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆55Feb 14, 2026Updated 2 weeks ago
- Python package for IBIS-AMI model development and testing☆34Feb 23, 2026Updated last week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆55Jun 30, 2017Updated 8 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Simulink model for noise shaping SAR ADC☆12Mar 17, 2020Updated 5 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆132Jun 12, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago
- SPICE based IBIS simulation☆16Jan 2, 2025Updated last year
- Python interface for Cadence Spectre☆22Feb 17, 2026Updated 2 weeks ago
- SPICE for the 21st Century☆37Dec 13, 2022Updated 3 years ago
- Hardware Description Library☆87Feb 17, 2026Updated 2 weeks ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- A tiny Python package to parse spice raw data files.☆53Dec 26, 2022Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- code for the ICML2018 paper "Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design"☆30Jul 9, 2018Updated 7 years ago
- Interchange formats for chip design.☆36Feb 15, 2026Updated 2 weeks ago
- ☆339Jan 13, 2026Updated last month
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 2 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- BAG framework☆42Jul 24, 2024Updated last year