This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board.
☆14Aug 24, 2023Updated 2 years ago
Alternatives and similar repositories for fpga_screensaver
Users that are interested in fpga_screensaver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Custom 6502 Video Game Console☆13Mar 3, 2026Updated 3 weeks ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- Adaptador hdmi para MSX con Tang Nano 20k☆15Aug 13, 2023Updated 2 years ago
- Verified visual schematics for all SKY130 Cells☆12Mar 11, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 6502 SoC for the Tang Nano 20k FPGA Board☆24Oct 10, 2025Updated 5 months ago
- ZX81 for MiSTer☆13Dec 9, 2025Updated 3 months ago
- ☆12Dec 15, 2022Updated 3 years ago
- Example of how to get started with olofk/fusesoc.☆19Jul 25, 2021Updated 4 years ago
- FPGA Game Boy Advance for Sipeed Tang boards☆78May 2, 2025Updated 10 months ago
- Atari 7800 for MiSTer☆12Feb 16, 2026Updated last month
- RISC-V Integrated Matrix Development Repository☆21Mar 16, 2026Updated last week
- Tetris on Tang-Nano FPGA☆46Jan 4, 2022Updated 4 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- Port of Grant Searle's MultiComp to the MiSTer☆16Jan 7, 2025Updated last year
- Alpha Motherboards Software Developer’s Kit tools☆16Jan 21, 2026Updated 2 months ago
- M0S BL616 example (M0S dock)☆40Jun 15, 2023Updated 2 years ago
- VHDL Implementation☆13Oct 9, 2014Updated 11 years ago
- C64 core☆14Feb 14, 2026Updated last month
- FPGA implementation of an Apple//e (enhanced)☆16Mar 14, 2025Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Aug 31, 2020Updated 5 years ago
- FPGA-версия терминалов VT52 и 15ИЭ-00-013☆15Nov 20, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- TangNano-20K-example☆173Aug 18, 2025Updated 7 months ago
- Mapper de 4 MB para MSX☆13Sep 3, 2023Updated 2 years ago
- qsdr SDR runtime and related benchmarks☆29Sep 27, 2025Updated 6 months ago
- A port of the Python programming language for Nintendo DS☆38Aug 28, 2013Updated 12 years ago
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 9 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- If you are interested in Digital Hardware Design and/or interested in chip and VLSI design, you may like this repo!☆48Jul 23, 2025Updated 8 months ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆46Sep 19, 2025Updated 6 months ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- linux allwinner h616 kernel based on the orangepi zero 2 version of the legacy allwinner 4.9 bsp kernel☆10Jan 25, 2021Updated 5 years ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆13Jul 24, 2022Updated 3 years ago
- 4 bit CPU (logisim, verilog)☆14Feb 24, 2026Updated last month
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Atari STE MiSTery core for the Tang Nano FPGAs☆238Updated this week
- TV80 Z80-compatible microprocessor☆56Apr 3, 2020Updated 5 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago