Linux Capable 32-bit RISC-V based SoC in System Verilog
☆59Jun 1, 2026Updated last month
Alternatives and similar repositories for UETRV-PCore
Users that are interested in UETRV-PCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jan 16, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Jul 14, 2026Updated last week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- ☆22Nov 3, 2025Updated 8 months ago
- Chisel NVMe controller☆29Nov 24, 2022Updated 3 years ago
- Simple 3-stage pipeline RISC-V processor☆149Feb 24, 2026Updated 5 months ago
- Complete tutorial code.☆24Apr 29, 2024Updated 2 years ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- Single-Cycle RISC-V Processor in systemverylog☆26Apr 23, 2019Updated 7 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆14May 3, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Make UEFI (BIOS) Setup IFR dumps easy to read, browse and use with UEFI Variable Tool☆16Nov 20, 2023Updated 2 years ago
- A super tiny RISC-V emulator that is able to run xv6.☆77Aug 16, 2022Updated 3 years ago
- ☆16Mar 18, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110Updated this week
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆104Jul 3, 2026Updated 3 weeks ago
- Tracing JIT compiler and runtime for a subset of the JVM☆26Jan 1, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- synthesiseable ieee 754 floating point library in verilog☆745Mar 13, 2023Updated 3 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆13Sep 7, 2025Updated 10 months ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Mar 27, 2018Updated 8 years ago
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- NUDT 高级计算机网络实验：基于UDP的可靠传输☆18Jan 8, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆585Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Feb 20, 2024Updated 2 years ago