Linux Capable 32-bit RISC-V based SoC in System Verilog
☆60Nov 19, 2025Updated 4 months ago
Alternatives and similar repositories for UETRV-PCore
Users that are interested in UETRV-PCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jan 16, 2024Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Mar 15, 2026Updated last week
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- ☆35Mar 8, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆272Mar 18, 2026Updated last week
- ☆22Nov 3, 2025Updated 4 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Simple 3-stage pipeline RISC-V processor☆146Feb 24, 2026Updated last month
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆506Updated this week
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- RISC-V Verification Interface☆145Mar 6, 2026Updated 2 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- A Linux-capable RISC-V multicore for and by the world☆784Mar 18, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Updated this week
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆13Jul 16, 2024Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆11Feb 11, 2026Updated last month
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated last year
- A super tiny RISC-V emulator that is able to run xv6.☆76Aug 16, 2022Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆100Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 6 months ago
- ☆16Mar 18, 2025Updated last year
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆251Updated this week
- ☆18May 5, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- synthesiseable ieee 754 floating point library in verilog☆724Mar 13, 2023Updated 3 years ago
- ☆68Apr 22, 2025Updated 11 months ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Sep 7, 2025Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆580Mar 11, 2026Updated 2 weeks ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆41Mar 27, 2018Updated 7 years ago