ee-uet / UETRV-PCoreLinks
Linux Capable 32-bit RISC-V based SoC in System Verilog
☆59Updated 9 months ago
Alternatives and similar repositories for UETRV-PCore
Users that are interested in UETRV-PCore are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- The multi-core cluster of a PULP system.☆106Updated last week
- Simple runtime for Pulp platforms☆48Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 3 months ago
- Generic Register Interface (contains various adapters)☆126Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- RISC-V System on Chip Template☆159Updated last week
- RISC-V Nox core☆68Updated last month
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- RISC-V Verification Interface☆100Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆89Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated this week
- Naive Educational RISC V processor☆87Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆73Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆101Updated 3 weeks ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 2 weeks ago