Linux Capable 32-bit RISC-V based SoC in System Verilog
☆59Nov 19, 2025Updated 5 months ago
Alternatives and similar repositories for UETRV-PCore
Users that are interested in UETRV-PCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 27, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,239Sep 18, 2021Updated 4 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- ☆22Nov 3, 2025Updated 6 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- Simple 3-stage pipeline RISC-V processor☆148Feb 24, 2026Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆525Apr 27, 2026Updated last week
- Complete tutorial code.☆23Apr 29, 2024Updated 2 years ago
- Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.☆13Aug 14, 2022Updated 3 years ago
- RISC-V Verification Interface☆150Mar 27, 2026Updated last month
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆331Updated this week
- 无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行☆14Jul 16, 2024Updated last year
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- Tracker for books I've read. Looking for suggestion and inspirational for others. :)☆12Feb 11, 2026Updated 2 months ago
- Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …☆14Apr 17, 2024Updated 2 years ago
- Single-Cycle RISC-V Processor in systemverylog☆25Apr 23, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A super tiny RISC-V emulator that is able to run xv6.☆77Aug 16, 2022Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆104Apr 20, 2026Updated 2 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆117Sep 24, 2025Updated 7 months ago
- ☆16Mar 18, 2025Updated last year
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆262Apr 24, 2026Updated last week
- ☆18May 5, 2022Updated 4 years ago
- ☆24Apr 17, 2026Updated 2 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆734Mar 13, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆12Sep 7, 2025Updated 7 months ago
- ☆71Apr 22, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Apr 20, 2026Updated 2 weeks ago
- gem5 相关中文笔记☆17Dec 2, 2021Updated 4 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆41Mar 27, 2018Updated 8 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆23Jan 24, 2026Updated 3 months ago