ee-uet / UETRV-PCoreLinks
Linux Capable 32-bit RISC-V based SoC in System Verilog
☆60Updated 7 months ago
Alternatives and similar repositories for UETRV-PCore
Users that are interested in UETRV-PCore are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- The multi-core cluster of a PULP system.☆101Updated this week
- Simple runtime for Pulp platforms☆48Updated last week
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆92Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Generic Register Interface (contains various adapters)☆121Updated last week
- ☆96Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆106Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated this week
- ☆39Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- Platform Level Interrupt Controller☆41Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- RISC-V Nox core☆64Updated 2 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆103Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆101Updated last month
- BlackParrot on Zynq☆42Updated 3 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆44Updated 2 months ago
- My notes for DDR3 SDRAM controller☆35Updated 2 years ago