miaochenlu / arch_sec_papers
☆14Updated this week
Alternatives and similar repositories for arch_sec_papers:
Users that are interested in arch_sec_papers are comparing it to the libraries listed below
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 5 months ago
- ☆18Updated last year
- MIRAGE (USENIX Security 2021)☆12Updated last year
- HW interface for memory caches☆26Updated 4 years ago
- ☆23Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆16Updated 3 weeks ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆18Updated 2 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆9Updated last year
- ☆21Updated 2 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Student Starter Code for Secure Hardware Design at MIT☆43Updated 9 months ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- ☆23Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆20Updated 3 weeks ago
- ☆18Updated 6 years ago
- ☆30Updated 2 years ago
- ☆34Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated 2 weeks ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated this week
- ☆23Updated 2 weeks ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆25Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆16Updated 11 months ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆30Updated last year