miaochenlu / arch_sec_papers
☆14Updated last month
Alternatives and similar repositories for arch_sec_papers:
Users that are interested in arch_sec_papers are comparing it to the libraries listed below
- ☆19Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- ☆23Updated last year
- ☆17Updated 2 years ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆31Updated 2 years ago
- ☆24Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆10Updated last year
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- HW interface for memory caches☆26Updated 5 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- (elastic) cuckoo hashing☆14Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- ☆15Updated 2 years ago
- ☆16Updated last year
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆18Updated 6 years ago
- gem5 相关中文笔记☆14Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆28Updated 2 weeks ago
- ☆23Updated 2 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆58Updated 3 weeks ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated this week
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago