carlosedp / chisel-fpga-pinfinder
A Chisel implementation for an FPGA Pin Finder thru UART
☆16Updated 6 months ago
Alternatives and similar repositories for chisel-fpga-pinfinder:
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Wishbone interconnect utilities☆39Updated last month
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆44Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Portable HyperRAM controller☆54Updated 3 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- ☆45Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆41Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- ☆17Updated 3 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- ☆45Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 4 months ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- artix-7 PCIe dev board☆25Updated 7 years ago
- Small footprint and configurable SPI core☆41Updated 2 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆35Updated 6 years ago