carlosedp / chisel-fpga-pinfinderView external linksLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆17Sep 24, 2024Updated last year
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- ☆51Oct 30, 2021Updated 4 years ago
- Lightweight Chisel template☆13May 30, 2020Updated 5 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- ☆55Mar 27, 2022Updated 3 years ago
- ☆15Oct 30, 2021Updated 4 years ago
- Arduino Lib for SFP module control and diagnostics with DDM protocol☆18Apr 30, 2017Updated 8 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆48May 10, 2020Updated 5 years ago
- ☆18May 24, 2021Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24May 31, 2020Updated 5 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆22Aug 24, 2022Updated 3 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆23Oct 10, 2022Updated 3 years ago
- Some materials and sample source for RV32 OS projects.☆21May 31, 2022Updated 3 years ago
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆164Sep 9, 2023Updated 2 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆65Nov 12, 2022Updated 3 years ago
- ☆63Jul 21, 2020Updated 5 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Oct 30, 2024Updated last year
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆70Nov 21, 2021Updated 4 years ago
- ☆28Jan 18, 2021Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆37Jan 11, 2023Updated 3 years ago
- Implementation of the model from "Faster sorting algorithms discovered using deep reinforcement learning" that discovered an all-new ult…☆11Aug 29, 2023Updated 2 years ago
- Experiments using the RPI Zero GPU for FFT (1D and 2D)☆36Sep 23, 2021Updated 4 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- FHEM-Modules for the SMA Energy Meter and SMA Inverters☆10Oct 28, 2021Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆82Feb 7, 2026Updated last week
- GNU Radio ADSB decoder and framer☆35Jul 26, 2015Updated 10 years ago
- an experimental SDR platform☆44Feb 8, 2023Updated 3 years ago
- ☆11Nov 17, 2025Updated 2 months ago
- ☆10Apr 24, 2024Updated last year
- Overlays and controls for Virtual Radar Server using Leaflet maps☆11Jul 5, 2024Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Nov 7, 2024Updated last year
- Medium Access Control layer of 802.15.4☆13Nov 14, 2014Updated 11 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Jan 7, 2023Updated 3 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Nitro USB FPGA core☆86Mar 6, 2024Updated last year