carlosedp / chisel-fpga-pinfinderLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆17Updated last year
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- ☆51Updated 4 years ago
- ☆22Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Small footprint and configurable SPI core☆46Updated this week
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- ☆18Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- PicoRV☆43Updated 5 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 8 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆53Updated 2 weeks ago
- ☆34Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- ☆14Updated 3 years ago
- ☆54Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆42Updated 5 years ago
- ☆15Updated 4 years ago
- Wishbone interconnect utilities☆43Updated 10 months ago