A Chisel implementation for an FPGA Pin Finder thru UART
☆17Sep 24, 2024Updated last year
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 5 years ago
- ☆56Oct 30, 2021Updated 4 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- ☆60Mar 27, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Lightweight Chisel template☆13May 30, 2020Updated 6 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆53May 10, 2020Updated 6 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 5 months ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Nov 5, 2023Updated 2 years ago
- Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).☆14Mar 1, 2023Updated 3 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A lightweight Controller Area Network (CAN) controller in VHDL☆31Oct 30, 2024Updated last year
- ☆29Jan 18, 2021Updated 5 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Jul 31, 2020Updated 6 years ago
- ☆18May 24, 2021Updated 5 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆26May 31, 2020Updated 6 years ago
- Tool for decoding mask programmed PLAs from die shots☆22Jun 16, 2020Updated 6 years ago
- Arduino Lib for SFP module control and diagnostics with DDM protocol☆18Apr 30, 2017Updated 9 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- PSX on FPGA☆65Mar 8, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- Verilog Language Extension for Visual Studio☆20Aug 10, 2026Updated 3 weeks ago
- Bitstream relocation and manipulation tool.☆56Feb 20, 2026Updated 6 months ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- Some materials and sample source for RV32 OS projects.☆22May 31, 2022Updated 4 years ago
- Primer Seek in RNA-Seq. Designs RT-PCR primers that validate alternative splicing events from RNA-Seq data.☆13Nov 27, 2016Updated 9 years ago
- 18545 Repo☆18Apr 10, 2018Updated 8 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- ☆12Mar 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Very basic real time operating system for embedded systems...☆18Sep 19, 2020Updated 5 years ago
- ☆15May 17, 2025Updated last year
- CH32V003 is an ultra-cheap RISC-V MCU with 2KB SRAM, 16KB flash, and up to 18 GPIOs☆16Jan 21, 2023Updated 3 years ago
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- ☆19Jul 7, 2016Updated 10 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆34Jul 15, 2021Updated 5 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago