carlosedp / chisel-fpga-pinfinderLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆18Updated last year
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- ☆47Updated 3 years ago
- ☆34Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- ☆23Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆94Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- ☆50Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Small footprint and configurable SPI core☆44Updated last week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆17Updated last month
- Nitro USB FPGA core☆87Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 6 months ago
- ☆18Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 2 weeks ago
- DisplayPort IP-core☆77Updated 3 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- ☆14Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago