carlosedp / chisel-fpga-pinfinderLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆18Updated 11 months ago
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- ☆46Updated 3 years ago
- ☆23Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- ☆34Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆87Updated 2 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 5 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- ☆18Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- ☆45Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- ☆14Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago