carlosedp / chisel-fpga-pinfinderLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆17Updated 9 months ago
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last month
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆44Updated 4 months ago
- ☆18Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated last month
- ☆22Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- ☆46Updated 3 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Collection of projects for various FPGA development boards☆45Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆22Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- ☆46Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago