carlosedp / chisel-fpga-pinfinder
A Chisel implementation for an FPGA Pin Finder thru UART
☆16Updated 7 months ago
Alternatives and similar repositories for chisel-fpga-pinfinder:
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆42Updated this week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆71Updated 10 months ago
- Extensible FPGA control platform☆59Updated last year
- Wishbone interconnect utilities☆39Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆45Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- ☆45Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 2 years ago
- Portable HyperRAM controller☆54Updated 4 months ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Collection of projects for various FPGA development boards☆44Updated 11 months ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated this week
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- ☆45Updated 3 years ago