carlosedp / chisel-fpga-pinfinderLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆17Updated last year
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- ☆22Updated 3 years ago
- ☆51Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Portable HyperRAM controller☆62Updated last year
- Use ECP5 JTAG port to interact with user design☆33Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- ☆45Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆99Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- PicoRV☆43Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- ☆34Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated last week
- ☆54Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago