carlosedp / chisel-fpga-pinfinderLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆17Updated last year
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- ☆50Updated 4 years ago
- ☆22Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- ☆18Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆34Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- ☆53Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- A configurable USB 2.0 device core☆32Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- Wishbone interconnect utilities☆43Updated 8 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- ☆45Updated 2 years ago
- Nitro USB FPGA core☆86Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago