carlosedp / chisel-fpga-pinfinder
A Chisel implementation for an FPGA Pin Finder thru UART
☆12Updated 3 years ago
Related projects: ⓘ
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆19Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆34Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆18Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆36Updated this week
- ☆42Updated last year
- Wishbone interconnect utilities☆34Updated 3 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆35Updated 4 months ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- simple sdram controller☆17Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated 3 weeks ago
- Generate Zynq configurations without using the vendor GUI☆29Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆56Updated 5 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆38Updated 3 years ago
- Bitstream relocation and manipulation tool.☆38Updated last year
- ☆22Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆53Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆28Updated 2 years ago
- MBLANC: mini Board Lab and Companion☆10Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 2 weeks ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆31Updated 2 years ago
- Master-thesis-final☆16Updated 11 months ago
- IEEE 754 floating point library in system-verilog and vhdl☆26Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆84Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆92Updated 11 months ago
- Demo projects for various Kintex FPGA boards☆43Updated 3 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated 10 months ago
- assorted library of utility cores for amaranth HDL☆77Updated this week