carlosedp / chisel-fpga-pinfinder
A Chisel implementation for an FPGA Pin Finder thru UART
☆17Updated 7 months ago
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- FPGA board-level debugging and reverse-engineering tool☆37Updated 2 years ago
- ☆22Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆44Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- ☆45Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- ☆18Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆73Updated 10 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 4 months ago
- ☆46Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆38Updated 5 years ago
- ☆45Updated 2 years ago
- Small footprint and configurable SPI core☆41Updated 3 weeks ago
- Portable HyperRAM controller☆54Updated 5 months ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Experimental flows using nextpnr for Xilinx devices☆45Updated 2 weeks ago
- Bitstream relocation and manipulation tool.☆44Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago