carlosedp / chisel-fpga-pinfinder
A Chisel implementation for an FPGA Pin Finder thru UART
☆13Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for chisel-fpga-pinfinder
- Wishbone interconnect utilities☆37Updated 6 months ago
- Experimental flows using nextpnr for Xilinx devices☆39Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Bitstream relocation and manipulation tool.☆40Updated last year
- A padring generator for ASICs☆22Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- ☆57Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆36Updated 10 months ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- ☆22Updated 2 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆20Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 5 years ago
- ☆12Updated 2 years ago
- ☆33Updated 2 years ago
- A pipelined RISC-V processor☆48Updated 11 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆34Updated 3 years ago