carlosedp / chisel-fpga-pinfinderLinks
A Chisel implementation for an FPGA Pin Finder thru UART
☆18Updated 11 months ago
Alternatives and similar repositories for chisel-fpga-pinfinder
Users that are interested in chisel-fpga-pinfinder are comparing it to the libraries listed below
Sorting:
- ☆23Updated 3 years ago
- ☆18Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- ☆46Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 months ago
- LiteX development baseboards arround the SQRL Acorn.☆69Updated 6 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last week
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆89Updated 2 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- ☆50Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆35Updated 4 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 2 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆54Updated 3 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- ☆20Updated 3 years ago
- DisplayPort IP-core☆73Updated this week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes... now for the first time in opensour…☆16Updated 2 weeks ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated this week
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆99Updated 2 years ago