lusiyuan-github / ARM_Cortex-M0Links
【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目
☆28Updated 2 years ago
Alternatives and similar repositories for ARM_Cortex-M0
Users that are interested in ARM_Cortex-M0 are comparing it to the libraries listed below
Sorting:
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆142Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆37Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆198Updated 10 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆52Updated last year
- 基于FPGA进行车牌识别☆78Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆345Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- ☆37Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆126Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆73Updated 4 years ago
- 一个开源的FPGA神经网络加速器。☆175Updated 2 years ago
- FPGA实现简单的图像处理算法☆51Updated 2 years ago
- FPGA project☆229Updated 3 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆43Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆115Updated 3 weeks ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆261Updated 7 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- ☆248Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆82Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆251Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- some interesting demos for starters☆84Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆165Updated 2 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆95Updated 3 years ago