IC Verification & SV Demo
☆58Sep 29, 2021Updated 4 years ago
Alternatives and similar repositories for AHB-SRAMC
Users that are interested in AHB-SRAMC are comparing it to the libraries listed below
Sorting:
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- ☆25Aug 10, 2023Updated 2 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆20Aug 22, 2022Updated 3 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 9 years ago
- 数字IC验证案例（SV and UVM）☆27Apr 27, 2021Updated 4 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Verification IP for I2C protocol☆52Sep 22, 2021Updated 4 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆31Jul 4, 2024Updated last year
- ☆21Sep 26, 2025Updated 5 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆17Dec 23, 2025Updated 2 months ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆93Updated this week
- ☆17Oct 7, 2025Updated 5 months ago
- ☆19Aug 11, 2022Updated 3 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Apr 27, 2024Updated last year
- ☆16Apr 21, 2019Updated 6 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Nov 18, 2018Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆20Jul 29, 2014Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- AMBA bus lecture material☆515Jan 21, 2020Updated 6 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Oct 25, 2024Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆33Aug 13, 2024Updated last year
- ☆20Nov 18, 2022Updated 3 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago