wangjidwb123 / AHB-SRAMCLinks
IC Verification & SV Demo
☆54Updated 4 years ago
Alternatives and similar repositories for AHB-SRAMC
Users that are interested in AHB-SRAMC are comparing it to the libraries listed below
Sorting:
- AXI总线连接器☆105Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- ☆72Updated 9 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆64Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆131Updated 8 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆187Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆63Updated last year
- 3×3脉动阵列乘法器☆48Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- This is for uvm_tb_gen☆47Updated 9 months ago
- UVM AHB VIP☆88Updated 2 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- AXI Interconnect☆54Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆113Updated 11 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆102Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆36Updated 3 years ago
- ☆19Updated 5 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆28Updated last year
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆47Updated 5 years ago