IC Verification & SV Demo
☆60Sep 29, 2021Updated 4 years ago
Alternatives and similar repositories for AHB-SRAMC
Users that are interested in AHB-SRAMC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- ☆26Aug 10, 2023Updated 2 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆200Jul 23, 2018Updated 8 years ago
- ☆19Aug 22, 2022Updated 3 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated last year
- 数字IC验证案例（SV and UVM）☆31Apr 27, 2021Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- DDR3 function verification environment in UVM☆27Apr 1, 2018Updated 8 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆19Mar 6, 2020Updated 6 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- AMBA bus lecture material☆544Jan 21, 2020Updated 6 years ago
- ☆12Oct 17, 2024Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Mar 10, 2023Updated 3 years ago
- 本仓库为广东工业大学集电GEEK俱乐部考核仓库。下面将描述每个任务的要求以及相关的学习资料。请同学们认真阅读本文件并学习相关资料。有关信息的 更新或更正将在本README文件中完成。☆10Jul 19, 2023Updated 3 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- ☆19Jul 9, 2026Updated 2 weeks ago
- Simple AMBA VIP, Include axi/ahb/apb☆34Jul 4, 2024Updated 2 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆51Mar 3, 2024Updated 2 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 6 years ago
- OpenAMP Documents and Specifications☆14Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Apr 21, 2019Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- ☆22Sep 26, 2025Updated 10 months ago
- This directory contains all the codes required to reproduce the results in our SPAWC 2017 paper titled "A compressive channel estimation …☆11Jun 22, 2018Updated 8 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- Modular Multi-ported SRAM-based Memory☆33Nov 8, 2024Updated last year
- ☆10Apr 25, 2020Updated 6 years ago