A verilog implementation of MIPS ISA.
☆18Jul 7, 2019Updated 6 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of a 2D Convolutional Filter using VHDL for FPGAs.☆16Aug 21, 2022Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- self-hosted local AI platform based on Ollama + Spring AI☆20Dec 23, 2025Updated 3 months ago
- SMock is opensource lib for mocking static and instance methods and properties.☆15Mar 30, 2026Updated 2 weeks ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- A 2D convolution hardware implementation written in Verilog☆51Dec 21, 2020Updated 5 years ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆10Mar 7, 2017Updated 9 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- ☆20Dec 22, 2025Updated 3 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆24Aug 12, 2022Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆20Dec 23, 2020Updated 5 years ago
- Simple SDRAM Controller for DE10-Lite.☆13Jan 20, 2019Updated 7 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- 《人工智 能法规、伦理与社会影响》书稿☆14Aug 28, 2021Updated 4 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆28Dec 1, 2022Updated 3 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 5 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Nov 17, 2021Updated 4 years ago
- ROM built with CMake☆11Jan 24, 2023Updated 3 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago