A verilog implementation of MIPS ISA.
☆19Jul 7, 2019Updated 7 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 8 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- The PS-FPGA project (top level)☆28May 12, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Super scalar Processor design☆21Sep 7, 2014Updated 12 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- A toy c compiler written in python☆11Jan 9, 2024Updated 2 years ago
- ☆21Updated this week
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 4 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 8 years ago
- Serious Scavenger Hunt is a free, open source web applicaiton for building, running and managing great scavenger hunts.☆20Sep 10, 2024Updated 2 years ago
- A 2D convolution hardware implementation written in Verilog☆53Dec 21, 2020Updated 5 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆22Nov 23, 2020Updated 5 years ago
- Simple SDRAM Controller for DE10-Lite.☆14Jan 20, 2019Updated 7 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- golang后端知识点总结，从各个博客、公众号收集提炼了一些知识点，希望大家一起学习进步吧，感谢开源的力量🙏☆20Nov 3, 2022Updated 3 years ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆18Nov 11, 2022Updated 3 years ago
- Project developed for the discipline of Heat and Mass Transfer based on the transient simulation of a 2D surface with specific initial co…☆15Jun 30, 2022Updated 4 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- AXI4-Stream FIR filter IP☆20Nov 4, 2022Updated 3 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- 《人工智能法规、伦理与社会影响》书稿☆14Aug 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- A Python bytecode compiler written in Python. Based on a fork of https//github.com/pfalcon/python-compiler☆17Jan 28, 2021Updated 5 years ago
- This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA☆14Nov 24, 2014Updated 11 years ago
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- 数据库管理系统，使用前后端分离技术。前端使用Vue 3 + Element Plus，后端使用Spring Boot + Mybatis-plus，使用mySQL☆10Jul 4, 2022Updated 4 years ago
- This is a basic project that takes video stream from OV7670 camera and displays via VGA on Artix7 FPGA.☆15Oct 25, 2018Updated 7 years ago
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 6 years ago