A verilog implementation of MIPS ISA.
☆18Jul 7, 2019Updated 6 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 5 years ago
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Create speaker voiceprints from a few seconds of audio. And, identify individuals in real-time streaming or recorded conversations.☆14Feb 4, 2019Updated 7 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of a 2D Convolutional Filter using VHDL for FPGAs.☆16Aug 21, 2022Updated 3 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- self-hosted local AI platform based on Ollama + Spring AI☆21Dec 23, 2025Updated 3 months ago
- FPGA state machine for minimalistic USB HID device hosting☆15Aug 27, 2022Updated 3 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- The Subutai™ Router open hardware project sources.☆15Oct 2, 2017Updated 8 years ago
- Serious Scavenger Hunt is a free, open source web applicaiton for building, running and managing great scavenger hunts.☆19Sep 10, 2024Updated last year
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 3 weeks ago
- A 2D convolution hardware implementation written in Verilog☆51Dec 21, 2020Updated 5 years ago
- A 16-bit computer implemented with Logisim (logical circuit simulator).☆20May 10, 2021Updated 4 years ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆10Mar 7, 2017Updated 9 years ago
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- A implementation of a 32-bit single cycle MIPS processor in Verilog.☆20Nov 23, 2020Updated 5 years ago
- 《人工智能法规、伦理与社会影响》书稿☆13Aug 28, 2021Updated 4 years ago
- Simple SDRAM Controller for DE10-Lite.☆13Jan 20, 2019Updated 7 years ago
- HDL and C source for WAVE Zynq Ultrascale+ SoC☆19Nov 16, 2021Updated 4 years ago
- AXI4-Stream FIR filter IP☆19Nov 4, 2022Updated 3 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- Extensive study and research on Udacity Self-driving Car Challenge 2☆10Dec 11, 2021Updated 4 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- A Python bytecode compiler written in Python. Based on a fork of https//github.com/pfalcon/python-compiler☆17Jan 28, 2021Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- FPGA250 aboard the eFabless Caravel☆33Dec 22, 2020Updated 5 years ago
- A configurable SRAM generator☆58Mar 4, 2026Updated 3 weeks ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆75Nov 4, 2024Updated last year
- Forth for the J1-CPU☆18Mar 13, 2017Updated 9 years ago
- Resources for the book "Finite Difference Computing with Exponential Decay Models" by H. P. Langtangen☆17Apr 25, 2020Updated 5 years ago