CMU-SAFARI / BlockHammerLinks
Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows" at https://people.inf.ethz.ch/omutlu/pub/BlockHammer_preventing-DRAM-rowhammer-at-low-cost_hpca21.pdf
☆19Updated 3 years ago
Alternatives and similar repositories for BlockHammer
Users that are interested in BlockHammer are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- A simulator integrates ChampSim and Ramulator.☆19Updated 3 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- The official repository for the gem5 resources sources.☆74Updated last week
- Heterogeneous simulator for DECADES Project☆32Updated last year
- gem5 Tips & Tricks☆70Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated 2 weeks ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Updated 5 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆103Updated 4 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Updated 10 years ago
- ☆26Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆107Updated last year
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year