CMU-SAFARI / BlockHammerLinks
Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows" at https://people.inf.ethz.ch/omutlu/pub/BlockHammer_preventing-DRAM-rowhammer-at-low-cost_hpca21.pdf
☆19Updated 3 years ago
Alternatives and similar repositories for BlockHammer
Users that are interested in BlockHammer are comparing it to the libraries listed below
Sorting:
- gem5 Tips & Tricks☆70Updated 5 years ago
- The official repository for the gem5 resources sources.☆73Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆98Updated 2 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Fast and accurate DRAM power and energy estimation tool☆179Updated last week
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- ☆33Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- Championship Branch Prediction 2025☆59Updated 5 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- ☆98Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆51Updated this week
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆25Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- Gem5 with PCI Express integrated.☆21Updated 7 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆84Updated 2 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago