CMU-SAFARI / BlockHammer
Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows" at https://people.inf.ethz.ch/omutlu/pub/BlockHammer_preventing-DRAM-rowhammer-at-low-cost_hpca21.pdf
☆16Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for BlockHammer
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆58Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- Fast TLB simulator for RISC-V systems☆13Updated 5 years ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆25Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆47Updated 4 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆17Updated 4 months ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆18Updated 9 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- FPGA version of Rodinia in HLS C/C++☆31Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆29Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 9 months ago
- The OpenPiton Platform☆26Updated last year
- CGRA framework with vectorization support.☆19Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year