riscv/docs-spec-template external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

riscv/docs-spec-template

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/riscv/docs-spec-template)

Close

riscv / docs-spec-templateView on GitHubMore

• External links
• Readme badge

☆37Feb 20, 2026Updated last week

Alternatives and similar repositories for docs-spec-template

Users that are interested in docs-spec-template are comparing it to the libraries listed below

• riscv / docs-resources

  View on GitHub
  ☆47Feb 20, 2026Updated last week
• riscv / docs-dev-guide

  View on GitHub
  Documentation developer guide
  ☆127Updated this week
• rintnetwork / front-end

  View on GitHub
  Rint Network is free and open-source project for enabling anonymous, encryption & communication by directing Internet traffic through a w…
  ☆23Aug 31, 2021Updated 4 years ago
• DongshanPI / DongshanPI-D1s_BareMetal

  View on GitHub
  国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！
  ☆16May 9, 2024Updated last year
• harshilasu / Intel-4004-CPU-in-Verilog

  View on GitHub
  Arizona State University CSE320
  ☆11Mar 22, 2015Updated 10 years ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• freecores / usb_phy

  View on GitHub
  USB 1.1 PHY
  ☆11Jul 17, 2014Updated 11 years ago
• freecores / aes-128_pipelined_encryption

  View on GitHub
  AES-128 Encryption
  ☆10Jul 17, 2014Updated 11 years ago
• eminfedar / rv32-im-cpu

  View on GitHub
  RISC-V RV32IM cpu circuit in Logisim Evolution.
  ☆27Jun 9, 2021Updated 4 years ago
• frobino / Nostrum-SystemC-simulator

  View on GitHub
  SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
  ☆14Apr 20, 2014Updated 11 years ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• verilator / verilator_ext_tests

  View on GitHub
  Extended and external tests for Verilator testing
  ☆17Jan 25, 2026Updated last month
• eanchlia / NN_Network_On_Chip

  View on GitHub
  Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…
  ☆12Feb 12, 2019Updated 7 years ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago
• oscar-cluster / oscar

  View on GitHub
  OSCAR main source repository.
  ☆16Sep 25, 2025Updated 5 months ago
• ucb-bar / block-inclusivecache-sifive

  View on GitHub
  ☆12Jan 19, 2022Updated 4 years ago
• openrisc / openrisc.github.io

  View on GitHub
  Source for openrisc.io
  ☆13Jun 29, 2025Updated 8 months ago
• freecores / wdsp

  View on GitHub
  DSP WishBone Compatible Cores
  ☆14Jul 17, 2014Updated 11 years ago
• schoeberl / chisel-empty

  View on GitHub
  An almost empty chisel project as a starting point for hardware design
  ☆35Jan 27, 2025Updated last year
• starfive-tech / opensbi

  View on GitHub
  ☆19Oct 13, 2025Updated 4 months ago
• phthinh / soric_project

  View on GitHub
  Source-Opened RISCV for Crypto
  ☆18Jan 18, 2022Updated 4 years ago
• merledu / TileLink

  View on GitHub
  TileLink Uncached Lightweight (TL-UL) implementation on Chisel.
  ☆22Nov 21, 2020Updated 5 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• levibyte / channel_router

  View on GitHub
  demo on simple channel router
  ☆13Jan 3, 2019Updated 7 years ago
• verilator / example-systemverilog

  View on GitHub
  ☆40Jan 23, 2024Updated 2 years ago
• pulp-platform / axi_node

  View on GitHub
  AXI X-Bar
  ☆19Apr 8, 2020Updated 5 years ago
• freecores / wb_dma

  View on GitHub
  WISHBONE DMA/Bridge IP Core
  ☆18Jul 17, 2014Updated 11 years ago
• yuhsuan-t / NPU-Architecture

  View on GitHub
  CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations
  ☆20May 4, 2017Updated 8 years ago
• efabless / caravel-lite

  View on GitHub
  ☆17Nov 4, 2024Updated last year
• ultraembedded / cortex_m0_wrapper

  View on GitHub
  Cortex-M0 DesignStart Wrapper
  ☆22Aug 11, 2019Updated 6 years ago
• tenstorrent / cosim-arch-checker

  View on GitHub
  Framework to perform DUT vs ISS (Whisper) lockstep architectural checks
  ☆24Oct 15, 2025Updated 4 months ago
• freecores / axi_master

  View on GitHub
  Generic AXI master stub
  ☆19Jul 17, 2014Updated 11 years ago
• SymbioticEDA / getting-started-FV

  View on GitHub
  ☆18Sep 2, 2020Updated 5 years ago
• freecores / double_fpu

  View on GitHub
  double_fpu_verilog
  ☆20Jul 17, 2014Updated 11 years ago
• zhipengzhaocmu / HLS_NoC

  View on GitHub
  HLS code for Network on Chip (NoC)
  ☆22Sep 11, 2020Updated 5 years ago
• openhwgroup / cv32e41p

  View on GitHub
  4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
  ☆26Aug 16, 2023Updated 2 years ago
• waviousllc / wav-lpddr-sw

  View on GitHub
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆23Feb 16, 2022Updated 4 years ago
• freecores / mips_16

  View on GitHub
  Educational 16-bit MIPS Processor
  ☆18Feb 16, 2019Updated 7 years ago