riscv / docs-spec-template
☆21Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for docs-spec-template
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 4 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated 3 weeks ago
- AXI X-Bar☆19Updated 4 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆24Updated 2 years ago
- APB Timer Unit☆11Updated last year
- Documentation developer guide☆89Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- ☆33Updated this week
- ☆32Updated 2 weeks ago
- Network on Chip for MPSoC☆25Updated 3 weeks ago
- The OpenRISC 1000 architectural simulator☆72Updated 2 months ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- Simple single-port AXI memory interface☆36Updated 5 months ago
- RISC-V Nexus Trace TG documentation and reference code☆44Updated 2 months ago
- The multi-core cluster of a PULP system.☆56Updated last week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆52Updated last year
- ☆16Updated 4 years ago
- ☆40Updated 5 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- Pure digital components of a UCIe controller☆48Updated 2 weeks ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- ☆28Updated last month
- UNSUPPORTED INTERNAL toolchain builds☆32Updated last month
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆15Updated 11 years ago
- ☆37Updated 5 years ago