☆37Mar 7, 2026Updated 2 weeks ago
Alternatives and similar repositories for docs-spec-template
Users that are interested in docs-spec-template are comparing it to the libraries listed below
Sorting:
- ☆47Updated this week
- Documentation developer guide☆131Updated this week
- ☆12Jan 19, 2022Updated 4 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Source for openrisc.io☆13Jun 29, 2025Updated 8 months ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 5 months ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- OSCAR main source repository.☆16Sep 25, 2025Updated 5 months ago
- Extended and external tests for Verilator testing☆17Mar 11, 2026Updated last week
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 4 months ago
- RISC-V architecture concurrency model litmus tests☆101Jan 21, 2026Updated 2 months ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆21Updated this week
- Arizona State University CSE320☆12Mar 22, 2015Updated 11 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- 白盒CLEFIA加密算法☆14Mar 30, 2016Updated 9 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- RISC-V Ibex core with Wishbone B4 interface☆20Apr 27, 2025Updated 10 months ago
- A base container image populated with the dependencies to build the RISC-V Documentation.☆19Mar 7, 2026Updated 2 weeks ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- ☆18Sep 2, 2020Updated 5 years ago
- riscv uclinux☆15Aug 9, 2019Updated 6 years ago