☆37Feb 20, 2026Updated last week
Alternatives and similar repositories for docs-spec-template
Users that are interested in docs-spec-template are comparing it to the libraries listed below
Sorting:
- ☆47Feb 20, 2026Updated last week
- Documentation developer guide☆127Updated this week
- Rint Network is free and open-source project for enabling anonymous, encryption & communication by directing Internet traffic through a w…☆23Aug 31, 2021Updated 4 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆16May 9, 2024Updated last year
- Arizona State University CSE320☆11Mar 22, 2015Updated 10 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Jun 9, 2021Updated 4 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- Extended and external tests for Verilator testing☆17Jan 25, 2026Updated last month
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- OSCAR main source repository.☆16Sep 25, 2025Updated 5 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- Source for openrisc.io☆13Jun 29, 2025Updated 8 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- ☆19Oct 13, 2025Updated 4 months ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- demo on simple channel router☆13Jan 3, 2019Updated 7 years ago
- ☆40Jan 23, 2024Updated 2 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- ☆17Nov 4, 2024Updated last year
- Cortex-M0 DesignStart Wrapper☆22Aug 11, 2019Updated 6 years ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆24Oct 15, 2025Updated 4 months ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆23Feb 16, 2022Updated 4 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago