Groupsun / riscv-mini-five-stageView external linksLinks
This is my graduation project, a simple processor soft core, which implements RV32I ISA.
☆16May 23, 2019Updated 6 years ago
Alternatives and similar repositories for riscv-mini-five-stage
Users that are interested in riscv-mini-five-stage are comparing it to the libraries listed below
Sorting:
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- writing c compiler in rust. inspired by https://www.sigbus.info/compilerbook☆13Jul 11, 2021Updated 4 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆30Jan 23, 2025Updated last year
- ☆66Aug 5, 2024Updated last year
- ☆72Apr 23, 2023Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆34Jan 27, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- Chisel examples and code snippets☆266Aug 1, 2022Updated 3 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 5 years ago
- ☆12May 8, 2025Updated 9 months ago
- 一个容易看明白，适合二次开发的基础模板 (旧版请参考v1.0分支, 新版不再使用自定义的jwt处理)☆10Jun 13, 2023Updated 2 years ago
- ☆10Jul 1, 2021Updated 4 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 4 years ago
- ☆14Aug 1, 2024Updated last year
- Database implementation for NBA statistics during the 2017-2018 season.☆13Mar 22, 2019Updated 6 years ago
- ☆12Mar 11, 2021Updated 4 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- 电子科技大学(UESTC)计算机科学与技术专业本科生课程实验☆11Oct 19, 2022Updated 3 years ago
- ☆13Feb 1, 2025Updated last year
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated last year
- 哈尔滨工业大学数字逻辑与数字系统设计课程大作业——电子密码锁设计部分代码（2020秋）☆14Jan 18, 2021Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- springboot+vue仓库管理完整代码☆16Apr 26, 2023Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 4, 2026Updated last week
- Enhance CHISEL for Smooth and Comfortable Chip Design☆19Feb 1, 2026Updated 2 weeks ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 6 months ago
- 基于小脚丫FPGA的电子琴，模拟钢琴音色，支持127个音符演奏，可通过转化MIDI文件实现自动播放☆13Aug 22, 2022Updated 3 years ago
- 基于Risc-V的计算机 体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆18Nov 25, 2024Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago