This is my graduation project, a simple processor soft core, which implements RV32I ISA.
☆17May 23, 2019Updated 7 years ago
Alternatives and similar repositories for riscv-mini-five-stage
Users that are interested in riscv-mini-five-stage are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- writing c compiler in rust. inspired by https://www.sigbus.info/compilerbook☆14Jul 11, 2021Updated 4 years ago
- ☆32Apr 10, 2026Updated 2 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Jun 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆615Aug 9, 2024Updated last year
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- A systematic modern C++ tutorial covering C++11-C++23, STL, concurrency, performance optimization, software engineering, embedded systems…☆144Updated this week
- Chisel examples and code snippets☆284Aug 1, 2022Updated 3 years ago
- ☆17Jul 31, 2024Updated last year
- ☆13May 8, 2025Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆67Aug 5, 2024Updated last year
- ☆40Updated this week
- ☆79Apr 23, 2023Updated 3 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆25Sep 14, 2024Updated last year
- An almost empty chisel project as a starting point for hardware design☆36Jan 27, 2025Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆31Jan 25, 2026Updated 5 months ago
- 哈尔滨工业大学教务处课表Excel转换iCal脚本☆11May 18, 2021Updated 5 years ago
- ☆10Jul 1, 2021Updated 5 years ago
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆28Aug 20, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆12Mar 11, 2021Updated 5 years ago
- 基于Golang实现的最轻量级文件传输工具、个人临时网盘☆10May 13, 2022Updated 4 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- 学习笔记☆12Mar 7, 2026Updated 4 months ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 10 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆74Updated this week
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- 基于小脚丫FPGA的电子琴，模拟钢琴音色，支持127个音符演奏，可通过转化MIDI文件实现自动播放☆16Aug 22, 2022Updated 3 years ago
- ☆21Jan 3, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆108Jun 18, 2026Updated 2 weeks ago
- 哈尔滨工业大学数字逻辑与数字系统设计课程大作业——电子密码锁设计部分代码（2020秋）☆14Jan 18, 2021Updated 5 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆79Jan 15, 2023Updated 3 years ago