Groupsun / riscv-mini-five-stageView external linksLinks
This is my graduation project, a simple processor soft core, which implements RV32I ISA.
☆16May 23, 2019Updated 6 years ago
Alternatives and similar repositories for riscv-mini-five-stage
Users that are interested in riscv-mini-five-stage are comparing it to the libraries listed below
Sorting:
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…☆10Oct 12, 2022Updated 3 years ago
- writing c compiler in rust. inspired by https://www.sigbus.info/compilerbook☆13Jul 11, 2021Updated 4 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- ☆30Jan 23, 2025Updated last year
- ☆66Aug 5, 2024Updated last year
- ☆72Apr 23, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- ☆14Aug 10, 2023Updated 2 years ago
- ☆10Jul 1, 2021Updated 4 years ago
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 5 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- 一个容易看明白，适合二次开发的基础模板 (旧版请参考v1.0分支, 新版不再使用自定义的jwt处理)☆10Jun 13, 2023Updated 2 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆12May 8, 2025Updated 9 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 4 years ago
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 9 years ago
- ☆13Feb 1, 2025Updated last year
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- Implementation of a 32-bit single core risc-v platfrom for Xilinx zcu102 board☆12Nov 5, 2019Updated 6 years ago
- springboot+vue仓库管理完整代码☆16Apr 26, 2023Updated 2 years ago
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- 基于小脚丫FPGA的电子琴，模拟钢琴音色，支持127个音符演奏，可通过转化MIDI文件实现自动播放☆13Aug 22, 2022Updated 3 years ago
- The official repository of ICCV 2025 paper "CATP-LLM: Empowering Large Language Models for Cost-Aware Tool Planning".☆18Nov 26, 2025Updated 2 months ago
- Enhance CHISEL for Smooth and Comfortable Chip Design☆19Feb 1, 2026Updated last week
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆18Nov 25, 2024Updated last year
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- MMSE_VBLAST_QRD_SQRD Space-Time Code Detecting with Complex Matrix☆13Feb 19, 2022Updated 3 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆18Aug 20, 2024Updated last year
- ☆15Dec 12, 2024Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆24Apr 7, 2025Updated 10 months ago