This is my graduation project, a simple processor soft core, which implements RV32I ISA.
☆17May 23, 2019Updated 7 years ago
Alternatives and similar repositories for riscv-mini-five-stage
Users that are interested in riscv-mini-five-stage are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 3 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆16Sep 8, 2022Updated 3 years ago
- ☆33Apr 10, 2026Updated 4 months ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 电子科技大学(UESTC)计算机科学与技术专业本科生课程实验☆10Oct 19, 2022Updated 3 years ago
- ☆13May 8, 2025Updated last year
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- A simple 5-stage Pipeline RISC-V core☆19Jun 8, 2021Updated 5 years ago
- ☆80Apr 23, 2023Updated 3 years ago
- ☆17Jul 31, 2024Updated 2 years ago
- ☆67Aug 5, 2024Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆10Jul 1, 2021Updated 5 years ago
- A plug of uploading images to img-bed for Typora☆17Jun 11, 2022Updated 4 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated last year
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 10 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- 基于Golang实现的最轻量级文件传输工具、个人临时网盘☆10May 13, 2022Updated 4 years ago
- ☆23Oct 22, 2023Updated 2 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆20Aug 17, 2024Updated 2 years ago
- 基于小脚丫FPGA的电子琴，模拟钢琴音色，支持127个音符演奏，可通过转化MIDI文件实现自动播放☆16Aug 22, 2022Updated 4 years ago
- 学习笔记☆12Mar 7, 2026Updated 6 months ago
- Scripts to automate building linux images for my emulator riscv_em☆16Jul 27, 2026Updated last month
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated 2 years ago
- This project is primarily used to deploy large language models and multimodal large models on Orin.🚀🚀🚀☆18Jun 23, 2026Updated 2 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆108Aug 27, 2026Updated last week
- ☆43Jul 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Jan 3, 2020Updated 6 years ago
- NYU's fork of MIT's xv6-public☆15Dec 10, 2023Updated 2 years ago
- Rust library for low-level abstraction of MIPS processors☆31Jun 6, 2020Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 9 months ago
- 哈尔滨工业大学数字逻辑与数字系统设计课程大作业——电子密码锁设计部分代码（2020秋）☆14Jan 18, 2021Updated 5 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago