This is my graduation project, a simple processor soft core, which implements RV32I ISA.
☆16May 23, 2019Updated 6 years ago
Alternatives and similar repositories for riscv-mini-five-stage
Users that are interested in riscv-mini-five-stage are comparing it to the libraries listed below
Sorting:
- CPU source code for NSCSCC 2023☆14Aug 26, 2023Updated 2 years ago
- This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…☆10Oct 12, 2022Updated 3 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 2 weeks ago
- ☆30Jan 23, 2025Updated last year
- ☆66Aug 5, 2024Updated last year
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- ☆10Jul 1, 2021Updated 4 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 5 years ago
- ☆14Aug 10, 2023Updated 2 years ago
- The Simple 5-staged pipeline RISC-V written in chisel3 for intel FPGA.☆45Apr 11, 2021Updated 4 years ago
- Database implementation for NBA statistics during the 2017-2018 season.☆13Mar 22, 2019Updated 6 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- ☆13Feb 1, 2025Updated last year
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 9 years ago
- ☆12Mar 11, 2021Updated 4 years ago
- 基4booth乘法器设计与验证☆15Apr 28, 2024Updated last year
- 哈尔滨工业大学数字逻辑与数字系统设计课程大作业——电子密码锁设计部分代码（2020秋）☆14Jan 18, 2021Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- The official repository of ICCV 2025 paper "CATP-LLM: Empowering Large Language Models for Cost-Aware Tool Planning".☆18Nov 26, 2025Updated 3 months ago
- ☆13Jan 14, 2021Updated 5 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 6 months ago
- MMSE_VBLAST_QRD_SQRD Space-Time Code Detecting with Complex Matrix☆13Feb 19, 2022Updated 4 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- 简单易用的vim配置☆14Nov 11, 2023Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- Scripts to automate building linux images for my emulator riscv_em☆16Oct 24, 2023Updated 2 years ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆19Aug 20, 2024Updated last year
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆19Nov 25, 2024Updated last year
- NYU's fork of MIT's xv6-public☆15Dec 10, 2023Updated 2 years ago
- ☆15Aug 10, 2023Updated 2 years ago