Groupsun / riscv-mini-five-stage
This is my graduation project, a simple processor soft core, which implements RV32I ISA.
☆15Updated 5 years ago
Alternatives and similar repositories for riscv-mini-five-stage:
Users that are interested in riscv-mini-five-stage are comparing it to the libraries listed below
- ☆62Updated 7 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year
- ☆58Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆145Updated 5 months ago
- ☆79Updated last month
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- ☆61Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆63Updated last month
- 一生一芯项目☆11Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 11 months ago
- ☆20Updated last year
- Pick your favorite language to verify your chip.☆40Updated last week
- ☆74Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆21Updated 3 weeks ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆23Updated last year
- 我的一生一芯项目☆16Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆48Updated last year
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆128Updated 8 months ago
- MIT6.175 & MIT6.375 Study Notes☆34Updated last year