Groupsun / riscv-mini-five-stage
This is my graduation project, a simple processor soft core, which implements RV32I ISA.
☆17Updated 5 years ago
Alternatives and similar repositories for riscv-mini-five-stage:
Users that are interested in riscv-mini-five-stage are comparing it to the libraries listed below
- ☆66Updated 8 months ago
- ☆85Updated 2 months ago
- ☆63Updated this week
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆27Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆153Updated 6 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last year
- ☆64Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 11 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆11Updated 3 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆50Updated 2 years ago
- A framework for ysyx flow☆11Updated 5 months ago
- 一生一芯项目☆13Updated last year
- ☆64Updated 2 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆131Updated 10 months ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆35Updated 4 years ago
- 一生一芯RISCV处理器核代码仓库（包括相关工具）☆14Updated 7 months ago
- 龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）☆51Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆19Updated 5 months ago
- ☆35Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last week
- ☆18Updated last year
- Documentation for XiangShan Design☆23Updated this week
- 2022年龙芯杯个人赛 单发射110M（含icache）☆45Updated 2 years ago
- Pick your favorite language to verify your chip.☆47Updated this week
- ☆64Updated 2 years ago
- ☆145Updated 7 months ago
- Build mini linux for your own RISC-V emulator!☆19Updated 7 months ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆25Updated last year