CSA-infra / AMPeD
☆12Updated last year
Alternatives and similar repositories for AMPeD:
Users that are interested in AMPeD are comparing it to the libraries listed below
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- A Cycle-level simulator for M2NDP☆25Updated 4 months ago
- STONNE Simulator integrated into SST Simulator☆18Updated 11 months ago
- gem5-X open source project☆15Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆41Updated last week
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆81Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆24Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 3 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- ☆69Updated 4 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14Updated 5 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆51Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆28Updated 9 months ago
- ☆17Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆20Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 9 months ago
- Tutorial Material from the SST Team☆19Updated 10 months ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- gem5 repository to study chiplet-based systems☆71Updated 5 years ago
- ☆14Updated last year
- ☆24Updated last year