The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.
☆21Sep 24, 2026Updated last month
Alternatives and similar repositories for DPC4
Users that are interested in DPC4 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆87Sep 8, 2025Updated last year
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆40Nov 9, 2022Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- ☆15Jul 28, 2026Updated 3 months ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆47Sep 29, 2026Updated last month
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆20Nov 2, 2016Updated 9 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆14Jun 9, 2023Updated 3 years ago
- Metasys is the first open-source FPGA-based infrastructure with a prototype in a RISC-V core, to enable the rapid implementation and eval…☆16Jan 20, 2023Updated 3 years ago
- ☆22Nov 3, 2025Updated 11 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆34Sep 29, 2026Updated last month
- ApHMM-GPU is the first GPU implementation of the Baum-Welch algorithm for profile Hidden Markov Models (pHMMs). It includes many of the s…☆11Jul 21, 2022Updated 4 years ago
- A documentation on my findings in Cadence☆11Feb 27, 2020Updated 6 years ago
- Linux kernel ML library source code☆12Apr 15, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- BTB-X HPCA23 code☆14Jan 6, 2023Updated 3 years ago
- ☆29Jun 2, 2026Updated 4 months ago
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆19Jul 27, 2023Updated 3 years ago
- CEED Benchmarks☆12May 23, 2022Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆77Sep 15, 2026Updated last month
- ☆16Nov 9, 2017Updated 8 years ago
- Artifact package for CBMM paper (ATC'22)☆11Jun 5, 2022Updated 4 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆12Jan 23, 2026Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Detailed read disturbance (RowHammer and RowPress) characterization of six real HBM2 DRAM chips yielding 23 new observations and 8 new ta…☆12May 3, 2024Updated 2 years ago
- Source code for the Base-Delta-Immediate Compression Algorithm (described in the PACT 2012 paper by Pekhimenko et al. at http://users.ece…☆28Mar 1, 2015Updated 11 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Exercise in performance optimization on Intel Architecture, including Intel Xeon Phi processors☆10May 14, 2016Updated 10 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆47Apr 24, 2026Updated 6 months ago
- ☆13Aug 23, 2023Updated 3 years ago
- ☆14Oct 30, 2024Updated last year
- ☆12Sep 25, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Oct 20, 2022Updated 4 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- Source code of the U-TRR methodology presented in "Uncovering In-DRAM RowHammer Protection Mechanisms: A New Methodology, Custom RowHamme…☆19Nov 15, 2022Updated 3 years ago
- ☆30Feb 28, 2026Updated 8 months ago
- Heterogenous ML accelerator☆23May 5, 2025Updated last year
- A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…☆174May 27, 2026Updated 5 months ago
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 9 months ago