The GitHub repository containing all resources used in the 4th Data Prefetching Championship (DPC4), co-located with HPCA 2026.
☆17Aug 20, 2026Updated 3 weeks ago
Alternatives and similar repositories for DPC4
Users that are interested in DPC4 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆38Nov 9, 2022Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- ☆15Jul 28, 2026Updated last month
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆46Oct 15, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- ☆28Jun 2, 2026Updated 3 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Apr 29, 2026Updated 4 months ago
- BTB-X HPCA23 code☆13Jan 6, 2023Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- Artifact package for CBMM paper (ATC'22)☆11Jun 5, 2022Updated 4 years ago
- Cache Replacement Championship - 2☆13Apr 29, 2017Updated 9 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆77Updated this week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The simulator for the Next-Generation Championship in Branch Prediction (CBP-NG)☆45Apr 24, 2026Updated 4 months ago
- ☆13Aug 23, 2023Updated 3 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆18Aug 2, 2019Updated 7 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…☆170May 27, 2026Updated 3 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆15Sep 24, 2020Updated 5 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated 2 years ago
- This repository contains the results and code for the MLPerf™ Training v4.0 benchmark.☆13Jun 11, 2024Updated 2 years ago
- ☆12Sep 25, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆30Feb 28, 2026Updated 6 months ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- ☆14Dec 15, 2022Updated 3 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆87Sep 8, 2025Updated last year
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago
- Heterogenous ML accelerator☆23May 5, 2025Updated last year
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆11Dec 7, 2023Updated 2 years ago
- Source code for the software implementation of SeGraM proposed in our ISCA 2022 paper: Senol Cali et. al., "SeGraM: A Universal Hardware …☆13Nov 3, 2022Updated 3 years ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆15Apr 6, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The gem5-X open source framework (based on the gem5 simulator)☆43May 22, 2023Updated 3 years ago
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- A MIPS32 CPU Implemented in Verilog on FPGA & A MIPS Assembly VGA Car-Racing Game☆10May 16, 2019Updated 7 years ago
- Ariadne is a new compressed swap scheme for mobile devices that reduces application relaunch latency and CPU usage while increasing the n…☆15Feb 19, 2025Updated last year
- ☆159Updated this week
- 重庆大学课程表导出工具，适用于新教务网☆10Sep 30, 2022Updated 3 years ago