yeshaokai / ADMM-NNView external linksLinks
☆36Mar 6, 2019Updated 6 years ago
Alternatives and similar repositories for ADMM-NN
Users that are interested in ADMM-NN are comparing it to the libraries listed below
Sorting:
- Heterogenous ML accelerator☆20May 5, 2025Updated 9 months ago
- Code release for "Adversarial Robustness vs Model Compression, or Both?"☆90Jun 22, 2021Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- pytorch implementation of Structured Bayesian Pruning☆19Jul 13, 2018Updated 7 years ago
- Automatic Schedule Exploration and Optimization Framework for Tensor Computations☆182Apr 25, 2022Updated 3 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- An Tensorflow.keras implementation of Same, Same But Different - Recovering Neural Network Quantization Error Through Weight Factorizatio…☆10Dec 18, 2019Updated 6 years ago
- ☆28Feb 26, 2023Updated 2 years ago
- Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters☆13Aug 15, 2022Updated 3 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- Prune DNN using Alternating Direction Method of Multipliers (ADMM)☆108Oct 15, 2020Updated 5 years ago
- BitSplit Post-trining Quantization☆50Dec 20, 2021Updated 4 years ago
- ☆14Feb 28, 2023Updated 2 years ago
- ☆35Mar 1, 2019Updated 6 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- Prune DNN using Alternating Direction Method of Multipliers (ADMM)☆99Oct 15, 2019Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 5 years ago
- Coarse Grained Reconfigurable Array☆20Dec 17, 2025Updated 2 months ago
- DNN quantization with outlier channel splitting (ICML'19)☆113Mar 21, 2020Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- The official PyTorch Implementation of MetaSense (MetaSense: Few-Shot Adaptation to Untrained Conditions in Deep Mobile Sensing, ACM SenS…☆17Oct 12, 2022Updated 3 years ago
- Benchmarking PyTorch 2.0 different models☆20Mar 19, 2023Updated 2 years ago
- Code for paper "Energy-Constrained Compression for Deep Neural Networks via Weighted Sparse Projection and Layer Input Masking"☆18May 7, 2019Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- [CVPR'20] ZeroQ: A Novel Zero Shot Quantization Framework☆281Dec 8, 2023Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- A pytorch implementation of DoReFa-Net☆132Dec 26, 2019Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Oct 14, 2025Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆44Updated this week
- LogicCircuit is a program that helps build/simulate simple circuits using logic gates. It is meant to teach people the basics of how logi…☆10Jan 22, 2025Updated last year