Verilog Language Extension for Visual Studio
☆20Jul 9, 2026Updated 2 weeks ago
Alternatives and similar repositories for VerilogLanguageExtension
Users that are interested in VerilogLanguageExtension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pmod™ Compatible USB ULPI PHY☆14Apr 30, 2022Updated 4 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆14Nov 11, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python classes to create agnostic wave files for HDL simulator viewer☆13Jul 1, 2026Updated 3 weeks ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- Assembler written in C# for 6502 based systems☆10Dec 17, 2022Updated 3 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- Track EPA assets using QR codes☆10May 6, 2025Updated last year
- ☆18Sep 2, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- ☆18May 24, 2021Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- WinHTTP Async demo☆13Jan 13, 2023Updated 3 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Sony's Playstation 1 console reverse engineering☆10Dec 26, 2024Updated last year
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Cortex-M Interrupt Move☆26Mar 2, 2020Updated 6 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- IR Remote Controller for WS2812(or analog) LED Strip☆10Nov 28, 2022Updated 3 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 3 years ago
- EDA Tools: Altera Quartus 13 Dockerfile☆15Jun 21, 2022Updated 4 years ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LibP2P networking library written in Rust☆12Dec 29, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- ☆64Jul 21, 2020Updated 6 years ago