gojimmypi / VerilogLanguageExtensionLinks
Verilog Language Extension for Visual Studio
☆18Updated 4 years ago
Alternatives and similar repositories for VerilogLanguageExtension
Users that are interested in VerilogLanguageExtension are comparing it to the libraries listed below
Sorting:
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆22Updated 3 years ago
- IP submodules, formatted for easier CI integration☆30Updated last month
- Small footprint and configurable SPI core☆45Updated this week
- Example projects for Quokka FPGA toolkit☆37Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆73Updated last month
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated this week
- 妖刀夢渡☆63Updated 6 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆24Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆40Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- ice40 USB Analyzer☆57Updated 5 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆86Updated 10 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago