gojimmypi / VerilogLanguageExtensionLinks
Verilog Language Extension for Visual Studio
☆18Updated this week
Alternatives and similar repositories for VerilogLanguageExtension
Users that are interested in VerilogLanguageExtension are comparing it to the libraries listed below
Sorting:
- IP submodules, formatted for easier CI integration☆30Updated 3 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- ☆22Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- FPGA board-level debugging and reverse-engineering tool☆39Updated 2 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- Small footprint and configurable SPI core☆46Updated last month
- Cross compile FPGA tools☆21Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆71Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- PicoRV☆43Updated 5 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- Simplified environment for litex☆14Updated 5 years ago
- PCIe analyzer experiments☆63Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- ice40 USB Analyzer☆57Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- sample VCD files☆40Updated 3 weeks ago