Verilog Language Extension for Visual Studio
☆20Jan 14, 2026Updated 3 months ago
Alternatives and similar repositories for VerilogLanguageExtension
Users that are interested in VerilogLanguageExtension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A CIC filter implemented in Verilog☆24Sep 7, 2015Updated 10 years ago
- Pmod™ Compatible USB ULPI PHY☆14Apr 30, 2022Updated 4 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- ☆64Jul 21, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆14Nov 11, 2018Updated 7 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆13Updated this week
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated last year
- An example of a common Wi-Fi set up scenario on ESP32 using Rust☆17Mar 29, 2024Updated 2 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- WinHTTP Async demo☆13Jan 13, 2023Updated 3 years ago
- ☆18May 24, 2021Updated 4 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Forth Programmable Breadboard☆11Jun 15, 2023Updated 2 years ago
- Some documentation on the SNES PPUs☆15May 29, 2024Updated last year
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- Cortex-M Interrupt Move☆26Mar 2, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IR Remote Controller for WS2812(or analog) LED Strip☆10Nov 28, 2022Updated 3 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 3 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Gekko Gamecube Emulator☆13Aug 23, 2015Updated 10 years ago
- LibP2P networking library written in Rust☆12Dec 29, 2021Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆84Feb 7, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Mar 25, 2023Updated 3 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- The DSL FSM☆12Dec 3, 2013Updated 12 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 11 years ago