gojimmypi / VerilogLanguageExtension

Related projects ⓘ

Alternatives and complementary repositories for VerilogLanguageExtension

• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆24Updated 3 years ago
• sparrowgrine / prjtritium
  ☆22Updated 2 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• ECP5-PCIe / ECP5-Utils
  Utilities for the ECP5 FPGA
  ☆18Updated 3 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆28Updated 11 months ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆27Updated 2 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• ZipCPU / wbfmtx
  A wishbone controlled FM transmitter hack
  ☆21Updated 10 months ago
• lawrie / saxonsoc-ulx3s-bin
  The binaries for SaxonSoc Linux and other configurations
  ☆17Updated last year
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• f32c / tools
  ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)
  ☆22Updated last week
• EvgenyMuryshkin / qusoc
  QuSoC demo projects and template
  ☆21Updated 5 months ago
• no2fpga / no2muacm
  Drop In USB CDC ACM core for iCE40 FPGA
  ☆33Updated 3 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆52Updated last year
• jevinskie / liteluna
  LiteX LUNA USB stack integration
  ☆13Updated 2 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆36Updated last year
• trabucayre / quickfeather-notes
  Notes, scripts and apps to quickfeather board
  ☆10Updated 2 years ago
• GuzTech / shdl6800
  shdl6800: A 6800 processor written in SpinalHDL
  ☆26Updated 4 years ago
• hedgeberg / VerilogCommon
  A repo of basic Verilog/SystemVerilog modules useful in other circuits.
  ☆20Updated 7 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆45Updated 4 years ago
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆27Updated 4 years ago
• smunaut / iua
  ice40 USB Analyzer
  ☆57Updated 4 years ago
• gatecat / SNES_MiSTer_ulx3s
  SNES for MiSTer
  ☆15Updated 4 years ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 2 years ago
• rob-ng15 / PAWS
  PLEASE MOVE TO PAWSv2
  ☆17Updated 2 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 2 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆13Updated 4 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆26Updated last month