Verilog Language Extension for Visual Studio
☆20Aug 10, 2026Updated this week
Alternatives and similar repositories for VerilogLanguageExtension
Users that are interested in VerilogLanguageExtension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Pmod™ Compatible USB ULPI PHY☆14Apr 30, 2022Updated 4 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆14Nov 11, 2018Updated 7 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Python classes to create agnostic wave files for HDL simulator viewer☆13Aug 5, 2026Updated last week
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- Assembler written in C# for 6502 based systems☆10Dec 17, 2022Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆18May 24, 2021Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- WinHTTP Async demo☆13Jan 13, 2023Updated 3 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- Gekko Gamecube Emulator☆14Aug 23, 2015Updated 10 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Sony's Playstation 1 console reverse engineering☆10Dec 26, 2024Updated last year
- Forth Programmable Breadboard☆11Jun 15, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Cortex-M Interrupt Move☆26Mar 2, 2020Updated 6 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- IR Remote Controller for WS2812(or analog) LED Strip☆10Nov 28, 2022Updated 3 years ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 3 years ago
- EDA Tools: Altera Quartus 13 Dockerfile☆15Jun 21, 2022Updated 4 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- LibP2P networking library written in Rust☆12Dec 29, 2021Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Crawl Wikipedia pages and upload TTS to Youtube.☆10Apr 8, 2025Updated last year
- Miscellaneous ULX3S examples (advanced)☆87Feb 7, 2026Updated 6 months ago
- ☆64Jul 21, 2020Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago