Verilog Language Extension for Visual Studio
☆20Sep 8, 2026Updated last month
Alternatives and similar repositories for VerilogLanguageExtension
Users that are interested in VerilogLanguageExtension are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A template project for the ULX3S ECP5 FPGA board using only Open Source Software☆14Nov 11, 2018Updated 7 years ago
- Pmod™ Compatible USB ULPI PHY☆15Apr 30, 2022Updated 4 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 5 years ago
- Python classes to create agnostic wave files for HDL simulator viewer☆15Oct 25, 2026Updated last week
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- Assembler written in C# for 6502 based systems☆10Oct 26, 2026Updated last week
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- Emulator for Soyuz-Neon PK-11/16, Win32 version, WIP 🚧☆13Oct 24, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆18Sep 2, 2020Updated 6 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆18Sep 24, 2024Updated 2 years ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- RISC-V processor plugin for Ghidra☆12Nov 16, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- SVA examples and demonstration☆19Sep 8, 2020Updated 6 years ago
- WinHTTP Async demo☆13Jan 13, 2023Updated 3 years ago
- bpm.is sauce☆10Nov 5, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- ☆18May 24, 2021Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- VDP notes☆11Updated this week
- Gekko Gamecube Emulator☆14Aug 23, 2015Updated 11 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 5 years ago
- ☆11Sep 6, 2026Updated last month
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆39Jan 11, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- ☆22Mar 5, 2022Updated 4 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- CouchDb Erlang API (clone of the official repo)☆10Jul 26, 2009Updated 17 years ago