gojimmypi / VerilogLanguageExtension
Verilog Language Extension for Visual Studio
☆19Updated 4 years ago
Alternatives and similar repositories for VerilogLanguageExtension:
Users that are interested in VerilogLanguageExtension are comparing it to the libraries listed below
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- ☆22Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- iCE40 floorplan viewer☆24Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- SPI core☆15Updated 5 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆59Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 months ago
- PicoRV☆44Updated 5 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Cross compile FPGA tools☆22Updated 4 years ago
- Small footprint and configurable SPI core☆41Updated this week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆17Updated last year
- A SoC for DOOM☆17Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Open Source AES☆31Updated last year
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- A wishbone controlled FM transmitter hack☆22Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago