Saadia-Hassan / 8x8Multiplier-Using-Vedic-Mathematics
View external linksLinks

An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics which is proved to consume less power and faster than conventional multipliers.
10Jul 27, 2020Updated 5 years ago

Alternatives and similar repositories for 8x8Multiplier-Using-Vedic-Mathematics

Users that are interested in 8x8Multiplier-Using-Vedic-Mathematics are comparing it to the libraries listed below

Sorting:

Are these results useful?